

## Lecture 24

---

### ◆ Logistics

- HW7 due today
- No lecture on Wednesday
- Lab as usual next week (M,T,W)

### ◆ Last lecture

- A bigger FSM example: Hungry Robot Ant in Maze --- Started

### ◆ Today


- Continue on the same example
- FSM simplification

## Robotic ant in a maze


---

### ◆ Robot ant, physical maze

- Maze has no islands
- Corridors are wider than ant
- Design the robotic ant's brain to get to the food!



## Robot Ant behavior



CSE370, Lecture 24

3

## Notations

### ◆ Sensors on L and R antennae

- Sensor = "1" if touching wall; "0" if not touching wall
  - ☒ L'R' ≡ no wall
  - ☒ L'R ≡ wall on right
  - ☒ LR' ≡ wall on left
  - ☒ LR ≡ wall in front

### ◆ Movement


- F ≡ forward one step
- TL ≡ turn left slightly
- TR ≡ turn right slightly

CSE370, Lecture 24

4


# 1. State Diagram

---



# 1. State Diagram

---




## 2. State Transition Table

- Using symbolic states and outputs

state	L	R	next state	outputs
LOST	0	0	LOST	F
LOST	X	1	E	F
LOST	1	X	E	F
E	0	0	B	TL
E	X	1	E	TL
E	1	X	E	TL
B	0	0	C	TR, F
B	0	1	A	TR, F
B	1	X	E	TR, F
A	0	0	B	TL, F
A	0	1	A	TL, F
A	1	X	E	TL, F
C	0	0	C	TR, F
C	0	1	A	TR, F
C	1	X	E	TR, F

## 3. State minimization

- Merging B/F and C



## 4. State encoding

state	L	R	next state	outputs
LOST	0	0	LOST	F
LOST	X	1	E	F
LOST	1	X	E	F
E	0	0	B	TL
E	X	1	E	TL
E	1	X	E	TL
A	0	0	B	TL, F
A	0	1	A	TL, F
A	1	X	E	TL, F
B	0	0	B	TR, F
B	0	1	A	TR, F
B	1	X	E	TR, F

state	L	R	next state	outputs		
X	Y	X+	Y+	F	TR	TL
0	0	0	0	1	0	0
0	0	X	1	1	0	0
0	0	1	X	0	1	0
0	1	0	0	1	0	1
0	1	X	1	0	0	1
0	1	1	X	0	0	1
1	0	0	0	1	0	1
1	0	0	1	1	0	1
1	0	1	X	0	1	1
1	1	0	0	1	1	0
1	1	0	1	1	1	0
1	1	1	X	0	1	1

## 5. Next state logic minimization

state	L	R	next state	outputs		
X	Y	X+	Y+	F	TR	TL
0	0	0	0	1	0	0
0	0	X	1	1	0	0
0	0	1	X	0	1	0
0	1	0	0	1	0	1
0	1	X	1	0	0	1
0	1	1	X	0	0	1
1	0	0	0	1	0	1
1	0	0	1	1	0	1
1	0	1	X	0	1	1
1	1	0	0	1	1	0
1	1	0	1	1	1	0
1	1	1	X	0	1	1

X+

0	1	1	1
0	0	1	1
0	0	0	0
0	0	0	0

Y

Y+

0	1	1	1
1	1	1	1
1	1	0	0
1	1	0	0

Y

F

1	0	1	1
1	0	1	1
1	0	1	1
1	0	1	1

Y

TR

0	0	1	0
0	0	1	0
0	0	1	0
0	0	1	0

Y

TL


0	1	0	1
0	1	0	1
0	1	0	1
0	1	0	1

Y

## 6. Circuit Implementation

---

- ◆ Outputs are a function of the current state only - Moore machine




## The "WHY" slide

---

- ◆ FSM minimization
  - It is best to minimize FSM before expressing it as a logic circuit. As you saw in the ant robot example, minimization step is about looking for some patterns and merging states. There are systematic ways to do this (rather than the way we'd done it for the ant example) and we will learn them here.

## FSM Minimization

- ◆ Two simple FSMs for odd parity checking




CSE370, Lecture 24

13

## Collapsing States

- ◆ We can make the top machine match the bottom machine by collapsing states  $S_0$  and  $S_2$  onto one state




CSE370, Lecture 24

14

## FSM Design on the Cheap

---


- ◆ Let's say we start with this FSM for even parity checking



## FSM Design on the Cheap

---

- ◆ Now an enterprising engineer comes along and says, "Hey, we can turn our even parity checker into an odd parity checker by just adding one state."





## Two Methods for FSM Minimization

---


- ◆ Row matching
  - Easier to do by hand
  - Misses minimization opportunities
- ◆ Implication table
  - Guaranteed to find the most reduced FSM
  - More complicated algorithm (but still relatively easy to write a program to do it)

## A simple problem

---

- ◆ Design a Mealy machine with a single bit input and a single bit output. The machine should output a 0, except once every four cycles, if the previous four inputs matched one of two patterns (0110, 1010)
- ◆ Example input/output trace:  
in:           0010 0110 1100 1010 0011 ...  
out:           0000 0001 0000 0001 0000 ...

## ... and a simple solution



## Find matching rows

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	$S_0$	$S_1$	$S_2$	0	0
0	$S_1$	$S_3$	$S_4$	0	0
1	$S_2$	$S_5$	$S_6$	0	0
00	$S_3$	$S_7$	$S_8$	0	0
01	$S_4$	$S_9$	$S_{10}$	0	0
10	$S_5$	$S_{11}$	$S_{12}$	0	0
11	$S_6$	$S_{13}$	$S_{14}$	0	0
000	$S_7$	$S_0$	$S_0$	0	0
001	$S_8$	$S_0$	$S_0$	0	0
010	$S_9$	$S_0$	$S_0$	0	0
011	$S_{10}$	$S_0$	$S_0$	1	0
100	$S_{11}$	$S_0$	$S_0$	0	0
101	$S_{12}$	$S_0$	$S_0$	1	0
110	$S_{13}$	$S_0$	$S_0$	0	0
111	$S_{14}$	$S_0$	$S_0$	0	0

## Merge the matching rows

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	$S_0$	$S_1$	$S_2$	0	0
0	$S_1$	$S_3$	$S_4$	0	0
1	$S_2$	$S_5$	$S_6$	0	0
00	$S_3$	$S_7$	$S_8$	0	0
01	$S_4$	$S_9$	$S_{10}$	0	0
10	$S_5$	$S_{11}$	$S_{10}$	0	0
11	$S_6$	$S_{13}$	$S_{14}$	0	0
000	$S_7$	$S_0$	$S_0$	0	0
001	$S_8$	$S_0$	$S_0$	0	0
010	$S_9$	$S_0$	$S_0$	0	0
011 or 101	$S_{10}$	$S_0$	$S_0$	1	0
100	$S_{11}$	$S_0$	$S_0$	0	0
110	$S_{13}$	$S_0$	$S_0$	0	0
111	$S_{14}$	$S_0$	$S_0$	0	0

## Merge until no more rows match

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	$S_0$	$S_1$	$S_2$	0	0
0	$S_1$	$S_3$	$S_4$	0	0
1	$S_2$	$S_5$	$S_6$	0	0
00	$S_3$	$S_7$	$S_7$	0	0
01	$S_4$	$S_7$	$S_{10}$	0	0
10	$S_5$	$S_7$	$S_{10}$	0	0
11	$S_6$	$S_7$	$S_7$	0	0
Not (011 or 101)	$S_7$	$S_0$	$S_0$	0	0
011 or 101	$S_{10}$	$S_0$	$S_0$	1	0

## The final state transition table

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	$S_0$	$S_1$	$S_2$	0	0
0	$S_1$	$S_3$	$S_4$	0	0
1	$S_2$	$S_4$	$S_3$	0	0
00 or 11	$S_3$	$S_7$	$S_7$	0	0
01 or 10	$S_4$	$S_7$	$S_{10}$	0	0
Not (011 or 101)	$S_7$	$S_0$	$S_0$	0	0
011 or 101	$S_{10}$	$S_0$	$S_0$	1	0

## A more efficient solution

