



















Week	Monday		Wednesday		Friday	
0			9/24	Introduction	9/26	Binary number systems
1 Lab1	9/29	Boolean algebra	10/1	Boolean algebra Homework1 due	10/3	Logic gates/truth tables
2 Lab2	10/6	Canonical forms	10/8	Boolean Cubes Homework2 due	10/10	Verilog introduction
3 Lab3	10/13	Karnaugh maps	10/15	Multiplexors	10/17	PLDs Homework3 due
4 Lab4	10/20	Review	10/22	MIDTERM1	10/24	Multi-level logic
5 Lab5	10/27	Adders	10/29	Flip flops Homework4 due	10/31	State Diagrams Timing Diagrams
6 Lab6	11/3	Timing Diagrams	11/5	Finite State Machines Homework5 due	11/7	More FSM
7 Lab7	11/10	Moore/Mealy	11/12	Review Homework6 due	11/14	MIDTERM2
8 Lab8	11/17	FSM Robot	11/19	FSM robot Simplification	11/21	Simplification Homework7 due
9 Lab9	11/24	Encoding	11/26	NO CLASS Thanksgiving	11/28	NO CLASS Thanksgiving
10	12/1	Partitioning	12/3	Applications Homework8 due	12/5	Review

Class Structure

- Lectures: Attendance and participation of all of them is strongly encouraged and expected. Lecture materials are closest to what is covered in the exams (over homework or lab). If you come to the lectures, you will likely do better on the exams.
- Laboratory: There will be 9 weekly lab assignments (the last assignment spans 2 weeks). Although you'll be able to use the lab all week, attendance at one of the scheduled times is very important as that is when the TA will be available. We will work hard to ensure that the laboratory assignments take no more than the three hour sessions to complete. You should attend the session for which you are registered. With permission of the TA, you can attend the other section in case of unusual circumstances.
- Assignments: There will be 8 weekly homework assignments. They will be based on topics covered in lectures. There will be also reading assignments from the Contemporary Logic Design (2nd edition) text each week which is critical to keep up with the class materials.
- Exams: There are two in-class midterms (10/22 and 11/14) and one final exam during finals week (likely 12/8).

CSE370, Lecture 1





Class Guidelines

Workload

- We will try to ensure that the workload is typical for a four-credit course, namely, nine to twelve hours per week outside of the lectures. If we do not succeed, please let us know explain which parts of the course are causing you to spend too much time non-productively.
- We have structured the course so that spending an hour or two per day will maximize your efficiency. You will work this way in the real world—you cannot cram a three-month design assignment into the last night—so you may as well work this way now. Plus, you will understand the material better. If you leave the homework for the day before it is due, then you will not have time to study for the exams, and you will not have time to ask questions when (*not if*) the software misbehaves.

Assignment

- The homework assignments are generally due on Wednesdays at the beginning of class (except when there is an exam or a holiday). The homework assignment will be distributed approximately one week before the due date.
- Your assignments must be neat and legible. We will not spend time trying to decipher messy work. We urge you to use the graphical and word processing tools that are readily available to you in all the labs in the department. Please make good use of the schematic diagram editor in the tools you'll be using to make neat circuit diagrams to include in your assignments.
- Assignment problems will sometimes be graded on a random basis. To get full credit for an
 assignment, you must, of course, turn-in solutions for each assigned problem. Only a subset of the
 problems will actually be graded in detail. You will not know in advance which problems this will be so
 make sure to do all of them.
- Please review the assignment solutions carefully before questioning a grade with either the instructor or the teaching assistants.

CSE370, Lecture 1

15

