## Lecture 11

## Logistics

- HW3 due now
- Lab4 goes on as normal next week
- Tuesday review 6 pm(ish) place TBD
- Last lecture
- "Switching-network" logic blocks
$\boldsymbol{K}$ Multiplexers and Demultiplexers
- Today
- PLDs
kPLAs
KPALS
- ROMs


## The "WHY" slide

- Programmable Logic Arrays (PLAs)
- Often you want to have a look up table of functions stored away somewhere in your device. Rather than having specific circuits build every time, it would be nice to have a "general-purpose" structure that could be "programmed" for a specific usage. PLAs have a generic structure that allows any function to be expressed and stored.
- And it is nice if it is reprogrammable. Some PLAs are reprogrammable (like your memory sticks).


## Programmable logic (PLAs \& PALs )

Concept: Large array of uncommitted AND/OR gates

- Actually NAND/NOR gates
- You program the array by making or breaking connections
$\boldsymbol{K}$ Programmable block for sum-of-products logic



## Programming the wire connections

- Fuse: Comes connected; break unwanted connections
- Anti-fuse: Comes disconnected; make wanted connections
$F 0=A+B^{\prime} C^{\prime}$
$F 1=A C^{\prime}+A B$
$F 2=B^{\prime} C^{\prime}+A B$
F3 $=B^{\prime} C+A$



## Short-hand notation

- Draw multiple wires as a single wire or bus
- $\times$ signifies a connection

Before Programming


After Programming

$\mathrm{FO}=\mathrm{AB}+\mathrm{A}^{\prime} \mathrm{B}^{\prime}$
$F 1=C D^{\prime}+C^{\prime} D$

## PLA example

$F 1=A B C$
$F 2=A+B+C$
$\mathrm{F} 3=A^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}$
$F 4=A^{\prime}+B^{\prime}+C^{\prime}$
F5 $=A \operatorname{xor} B \operatorname{xor} C$
F6 = A xnor B xnor C

| A | B | C | F1 | F2 | F3 | F4 | F5 | F6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |


| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0


| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Think of as a memory-address decoder


## PLAs versus PALs

- We've been looking at PLAs
- Fully programmable AND / OR arrays
- Programmable array logic (PAL)
- Programmable AND array
- OR array is prewired
$\boldsymbol{k}$ Cheaper and faster than PLAs



## Example: BCD to Gray code converter

|  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A | B | C | D | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | $X$ | $X$ | $X$ | $X$ |
| 1 | 0 | 1 | 1 | $X$ | $X$ | $X$ | $X$ |
| 1 | 1 | 0 | 0 | $X$ | $X$ | $X$ | $X$ |
| 1 | 1 | 0 | 1 | $X$ | $X$ | $X$ | $X$ |
| 1 | 1 | 1 | 0 | $X$ | $X$ | $X$ | $X$ |
| 1 | 1 | 1 | 1 | $X$ | $X$ | $X$ | $X$ |




K-map for $Y$


## Example: BCD to Gray --- Wire a PLA

## Minimized functions:

$$
\begin{aligned}
W= & A+B C+B D \\
X= & B C^{\prime} \\
Y= & B+C \\
Z= & A^{\prime} B^{\prime} C^{\prime} D+B C D \\
& +A D^{\prime}+B^{\prime} C D^{\prime}
\end{aligned}
$$



Example: Wire a PAL

Minimized functions:

$$
\begin{aligned}
& W=A+B C+B D \\
& X= B C^{\prime} \\
& Y= B+C \\
& Z= A^{\prime} B^{\prime} C^{\prime} D+B C D \\
&+A D^{\prime}+B^{\prime} C D^{\prime}
\end{aligned}
$$

Fine example for the use of PAL (because no shared AND terms)

Many AND gates wasted, but still faster and cheaper than PLA


## Compare implementations for this example

- PLA:
- No shared logic terms in this example
- 10 decoded functions (10 AND gates)
- PAL:
- Z requires 4 product terms
$\boldsymbol{k} 16$ decoded functions (16 AND gates)
$\boldsymbol{K} 6$ unused AND gates
- This decoder is a best candidate for PLAs/PALs
- 10 of 16 possible inputs are decoded
- No sharing among AND terms
- Another option?
- Yes - a ROM


## Read-only memories (ROMs)

- Two dimensional array of stored 1 s and 0 s
- Input is an address $\Rightarrow$ ROM decodes all possible input addresses
- Stored row entry is called a "word"
- ROM output is the decoded word



## ROM details

- Similar to a PLA but with a fully decoded AND array
- Completely flexible OR array (unlike a PAL)
- Extremely dense: One transistor per stored bit



## Two-level combinational logic using a ROM

- Use a ROM to directly store a truth table
- No need to minimize logic
- Example: $\quad F 0=A^{\prime} B^{\prime} C+A B^{\prime} C^{\prime}+A B^{\prime} C$
$F 1=A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime}+A B C$
$F 2=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime} C+A B^{\prime} C^{\prime}$
$F 3=A^{\prime} B C+A B^{\prime} C^{\prime}+A B C^{\prime}$

| A | B | C | F0 | F1 | F2 | F3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |


| $\frac{\text { ROM }}{8}$ words $\times 4$ bits/word |  |
| :---: | :---: |
|  | $\downarrow \downarrow$ |
| A B C address | $F_{0} F_{1} F_{2} F_{3}$ <br> outputs |

You specify whether to store 1 or 0 in each location in the ROM

## ROMs versus PLAs/PALs

- ROMs
- Benefits
$\boldsymbol{K}$ Quick to design, simple, dense
- Limitations
$\boldsymbol{K}$ Size doubles for each additional input
$\boldsymbol{k}$ Can't exploit don't cares
- PLAs/PALs
- Benefits
$\boldsymbol{K}$ Logic minimization reduces size
$\boldsymbol{K}$ PALs faster/cheaper than PLAs
- Limitations
$\boldsymbol{<}$ PAL OR-plane has hard-wired fan-in
- Another alternative: Field programmable gate arrays
- Learn a bit more later in this class


## Example: BCD to 7-segment display controller

- The problem
- Input is a 4-bit BCD digit (A, B, C, D)
- Need signals to drive a display (7 outputs C0-C6)



## Formalize the problem

- Truth table
- Many don't cares
- Choose implementation target
- If ROM, we are done
- Don't cares imply PAL/PLA may be good choice
- Implement design
- Minimize the logic
- Map into PAL/PLA

| A | B | C | D | C | C 1 | C 2 | C | C 4 | C 5 | C 6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 0 | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |

## Sum-of-products implementation

15 unique product terms if we minimize individually

| 1 | $A$ |  |  |
| :---: | :---: | :---: | :---: |
| 1 | 0 | $X$ | 1 |
| 0 | 1 | $X$ | 1 |
| 1 | 1 | $X$ | $X$ |
| 1 | 1 | $X$ | $X$ |




$$
\begin{aligned}
& C 0=A+B D+C+B^{\prime} D^{\prime} \\
& C 1=C^{\prime} D^{\prime}+C D+B^{\prime} \\
& C 2=B+C^{\prime}+D \\
& C 3=B^{\prime} D^{\prime}+C D^{\prime}+B C^{\prime} D+B^{\prime} C \\
& C 4=B^{\prime} D^{\prime}+C D^{\prime} \\
& C 5=A+C^{\prime} D^{\prime}+B D^{\prime}+B C^{\prime} \\
& C 6=A+C D^{\prime}+B C^{\prime}+B^{\prime} C
\end{aligned}
$$

4 input, 7 output
CSE370, Lecture 11

PLA: 15 AND gates
PAL: 4 product terms per output (28 AND gates) 18

## If choosing PLA: better SOP implementation

## Can do better than 15 product terms

- Share terms among outputs $\Rightarrow$ only 9 unique product terms $\boldsymbol{k}$ Each term not necessarily minimized

$C 0=A+B D+C+B^{\prime} D^{\prime}$
$C 1=C^{\prime} D^{\prime}+C D+B^{\prime}$
$C 2=B+C^{\prime}+D$
$C 3=B^{\prime} D^{\prime}+C D^{\prime}+B C^{\prime} D+B^{\prime} C$
$C 4=B^{\prime} D^{\prime}+C D^{\prime}$
$C 5=A+C^{\prime} D^{\prime}+B D^{\prime}+B C^{\prime}$
$C 6=A+C D^{\prime}+B C^{\prime}+B^{\prime} C$

$C 0=B C^{\prime} D+C D+B^{\prime} D^{\prime}+B C D^{\prime}+A$
$C 1=B^{\prime} D+C^{\prime} D^{\prime}+C D+B^{\prime} D^{\prime}$
$C 2=B^{\prime} D+B C^{\prime} D+C^{\prime} D^{\prime}+C D+B C D^{\prime}$
$C 3=B C^{\prime} D+B^{\prime} D+B^{\prime} D^{\prime}+B C D^{\prime}$
$C 4=B^{\prime} D^{\prime}+B C D^{\prime}$
$C 5=B C^{\prime} D+C^{\prime} D^{\prime}+A+B C D^{\prime}$
$C 6=B^{\prime} C+B C^{\prime}+B C D^{\prime}+A$


## PLA implementation



## Example: Logical function unit

Multipurpose functional block

- 3 control inputs (C) specify function
- 2 data inputs (operands) A and B
- 1 output (same bit-width as input operands)

| C0 | C1 | C2 | Function | Comments |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | always 1 |  |
| 0 | 0 | 1 | A + B | logical OR | 3 control inputs: C0, C1, C2 |
| 0 | 1 | 0 | (A B B)' | logical NAND | 2 data inputs: A, B |
| 0 | 1 | 1 | A xor B | logical xor | 1 output: F |
| 1 | 0 | 0 | A xnor B | logical xnor |  |
| 1 | 0 | 1 | A•B | logical AND |  |
| 1 | 1 | 0 | (A + B)' | logical NOR |  |
| 1 | 1 | 1 | 0 | always 0 |  |

Formalize the problem and solve


