# Computer Organization: A real processor 

## Steven Balensiefer

## Background

- We built a model processor
- You get to make it work
- Heavily based on MIPS2000
- Described by Patterson \& Hennessy
- Single-cycle design
- All operations take 1 (long) cycle


## Instruction Set Specs

- 32 registers
- Load-Store Architecture
- Word Addressing
- 3 Formats for Instructions
- Register to Register
- Immediate
- Jump


## Instruction Encodings

- R-format:
| op | rs | rt | rd | shft | func | $r 3=r 1+r 2 \quad|A L U| r 1|r 2| r 3|X| A D D \mid$
- I-format r3 $=\mathrm{imm}(\mathrm{r} 2) \quad \mid$ Load $\mid$ r2 | r3 | imm
- J-format:
|op | target address
jal hanoi
| JAL | addr(hanoi)


## Mins 7000



February 24, 2006
UW CSE

## Program Counter

```
assign offset = {{16{Inst[15]}},Inst}; // sign
    extend the immediate
assign Branch = Next + offset;
assign Jump = {Next[31:26],Inst[25:0]}; //
    used by J instruction
    // There are 4 possible sources for PC
    // 0. PC = Next (Move to next Instruction)
    // 1. PC = Next + offset (Conditional
        Branch)
    // 2. PC = Reg (Jump to Register value)
    // 3. PC = Next[31:26],jump_target( J
        instruction)
assign PC = (PCSel[1])?
    ((PCSel[0])? Jump : Reg):
    ((PCSel[0])? Branch : Next);
```


## Controller

## Skeleton Code:

```
.
ADDI: begin
    wrDataSel = 2'bxx;
    mw = 1'bx;
    \(m r=1\) 'bx;
    PCSel = 2'bxx;
    srcB = 1'bx;
    regWrite = 1'bx;
    wrRegSel = 2'bxx;
    op = 6'bxxxxxx;
end
```



## Register File

```
// decide which register is the one that might be
    written to (depends on instruction)
// 00 - rd, 01 - rt, 1X - hardwired to 31 for JAL
assign wrReg = wrRegSel[1] ?
    5'b11111: (wrRegSel[0] ? rd : rt);
// do two reads and, optionally, one write with the
    register file
// read two registers and send them to the ALU
assign RegA = RegFile[rs];
assign RegB = RegFile[rt];
// write into a register (but not the register storing
        our constant 0)
always @(posedge clk) begin
    if (regWrite && (wrReg != 0)) begin
        RegFile[wrReg] = WriteData;
    end
end
```



## ALU



## Data Memory

- Address from ALU
- Data from Reg B
- Memory-Mapped I/O
- SW to xFFFFFFF
- Buffers / Displays

(See dmemory.v for more)


## Miscellaneous

## WrRegSel:

// wrDataSel<br>// 00: Out = ALU<br>// 01: Out = MEM<br>// 1X: Out = PC + 1

## SignExtender:

convert 16-bit to 32-bit

## Global View



February 24, 2006
UW CSE

## R-Format Operations

| Func | Operation | PC | comment |
| :--- | :--- | :--- | :--- |
| ADD | $\mathrm{rd}=\mathrm{rs}+\mathrm{rt}$ | $\mathrm{PC}++$ |  |
| SUB | $\mathrm{rd}=\mathrm{rs}-\mathrm{rt}$ | $\mathrm{PC}++$ |  |
| SLT | $\mathrm{rd}=(\mathrm{rs}<\mathrm{rt}) ? 1: 0$ | $\mathrm{PC}++$ | Set on less than |
| JR | No change | PC=rs | Jump to Register |


| - | Operation | PC | Comment |
| :---: | :---: | :---: | :---: |
| ADDI | rt = rs+SE(imm) | PC++ |  |
| ORI | rt $=$ rs \| imm | PC++ |  |
| LUI | rt $=$ imm $\ll 16$ | PC++ | Load upper immed |
| LW | $\mathrm{rt}=\mathrm{MEM}[\mathrm{rs}+\mathrm{se}(\mathrm{imm})]$ | PC++ |  |
| SW | MEM[rs+se(imm)] = rt | PC++ |  |
| BEQ | ( $\mathrm{rs}==\mathrm{rt}$ )? | PC+1+(0\|imm) |  |

## J-Format Ops:

| Func | Operation | PC | comment |
| :--- | :--- | :--- | :--- |
| J |  | $\mathrm{PC}=$ target | a.k.a GOTO |
| JAL | $\mathrm{r} 31=\mathrm{PC}+1$ | $\mathrm{PC}=$ target | Jump and Link |

JAL stores next address, jumps to target (a.k.a fn call )

## Final Tips:

- Verilog uses "?" for Don’t Cares
- Waveforms will make things easier
- Be sure to set clk and reset


## Programming Example

Given: $A$ is an array of size $B$
Goal: Compute $\sum_{i=0}^{B} A[i]$

I'll just use a for loop ...

## Assembly Language

- Variables $\rightarrow$ Registers
- Array Access $\rightarrow$ Load (name+offset)
- Minimal Control Structures
- Branches ( $\mathrm{A}<\mathrm{B}, \mathrm{A}>=\mathrm{B}, \mathrm{A}$ != B)
- Jumps


## C to ASM

High Level Language

$$
\begin{aligned}
& C=0 ; \\
& \text { for(i=0; i<B;i=i+1)\{} \\
& \qquad C=C+A[i] ;
\end{aligned}
$$

$$
\}
$$

## Psuedo-Asm

$$
\begin{aligned}
& C=0 ; \\
& i=0 ;
\end{aligned}
$$

Loop: bge i, B, Exit temp $=A+\mathrm{i}$ temp2 $=$ load 0(temp)

C = C + temp2;
$\mathrm{i}=\mathrm{i}+1$;
j Loop
Exit: ...

## ASM to RTL

$$
\begin{aligned}
& C=0 ; \\
& i=0 ;
\end{aligned}
$$

Loop: bge i, B, Exit temp $=\operatorname{load} A[i] ;$
C = C + temp;
$\mathrm{i}=\mathrm{i}+1$;
j Loop
Exit:
r3 = r0, PC++
r4 = r0, PC++
Loop: PC =
( $\mathrm{r} 4 \geq \mathrm{r} 2$ ) ? Exit : PC+1
r6 = MEM[r4+r1 ],PC++
r3 = r3 + r6, PC++
$r 4=r 4+1, P C++$
$\mathrm{PC}=\mathrm{LOOP}$
Exit:

