

Overview

- ◆ Last lecture
 - Introduction to finite-state machines
 - ↳ Moore versus Mealy machines
 - ↳ Synchronous Mealy machines
 - ↳ Example: A parity checker
- ◆ Today
 - Example: A sequence detector FSM
 - Example: A vending machine FSM
 - FSMs in Verilog

CSE370, Lecture 21

1

FSM design

◆ FSM-design procedure

1. State diagram and state-transition table
2. State minimization
3. State assignment (or state encoding)
4. Minimize next-state logic
5. Implement the design

CSE370, Lecture 21

2


Example: Sequence detector

- ◆ Design a circuit to detect 3 or more 1's in a bit string
 - Assume Moore machine
 - Assume D flip-flops
 - Assume flip-flops have a reset

CSE370, Lecture 21

3

1. State diagram and state-transition table




reset	current state	input	next state	current output
1	-	-	A	0
0	A	0	A	0
0	A	1	B	0
0	B	0	A	0
0	B	1	C	0
0	C	0	A	0
0	C	1	D	0
0	D	0	A	1
0	D	1	D	1

CSE370, Lecture 21

4

2. State minimization & 3. State encoding

- ◆ State diagram is already minimized
- ◆ Try a binary encoding



CSE370, Lecture 21

5

4. Minimize next-state logic

MSB+	M
0 0 0 0	
0 1 1 1	

$$\text{MSB+} = \text{L}'\text{In} + \text{M}\text{In}$$

LSB+	M
0 0 0 0	
1 0 1 1	

$$\text{LSB+} = \text{L}'\text{In} + \text{M}\text{In}$$

OUT+	M
0 0 1 0	
0 0 1 0	


$$\text{Out+} = \text{ML}$$

Notation
 $\text{M} := \text{MSB}$
 $\text{L} := \text{LSB}$
 $\text{In} := \text{Input}$

CSE370, Lecture 21

6

5. Implement the design




CSE370, Lecture 21

7

Design example: A vending machine

- Release item after receiving 15 cents

- Single coin slot for dimes and nickels
 - Sensor specifies coin type
- Machine does not give change



CSE370, Lecture 21


8

1a. State diagram

- Consider input sequences

- 3 nickels
- 2 nickels, dime
- nickel, dime
- dime, nickel
- two dimes

- Draw state diagram
 - Assume Moore machine
 - Inputs: N, D, reset
 - Output: Open



CSE370, Lecture 21

9

1b. Symbolic state-transition table


present state	inputs	next state	present output
	D N		
0¢	0 0	0¢	0
	0 1	5¢	0
	1 0	10¢	0
	1 1	-	-
5¢	0 0	5¢	0
	0 1	10¢	0
	1 0	15¢	0
	1 1	-	-
10¢	0 0	10¢	0
	0 1	15¢	0
	1 0	15¢	0
	1 1	-	-
15¢	- -	15¢	1
	- -	- -	-

CSE370, Lecture 21

10

2. State minimization

- Reuse states where possible
 - Notice we can use the deposited coin values for states
 - State is the same if we input 2 nickels or 1 dime



CSE370, Lecture 21

11

3. State encoding

- Encode states uniquely


- 4 states:
 - 2 bits minimum
 - 4 bits maximum
- Look for optimal encoding
- Assume D flip-flops

present state	inputs	next state	present output
$Q_0\ Q_1$	D N	$P_1\ P_0$	
0 0	0 0	0 0	0
	0 1	0 1	0
	1 0	1 0	0
	1 1	-	-
0 1	0 0	0 1	0
	0 1	1 0	0
	1 0	1 1	0
	1 1	-	-
1 0	0 0	1 0	0
	0 1	1 1	0
	1 0	1 1	0
	1 1	-	-
1 1	- -	1 1	1
	- -	- -	-

CSE370, Lecture 21

12

4. Minimize the logic



P₁ = Q₁ + D + Q₀N

P₀ = Q₀'N + Q₀N' + Q₁N + Q₁D

OPEN = Q₁Q₀

if FFs do not have a reset pin then


P₁ = reset'(Q₁ + D + Q₀N)

P₀ = reset'(Q₀'N + Q₀N' + Q₁N + Q₁D)

CSE370, Lecture 21

13

5. Implement the design




CSE370, Lecture 21

14

Retime design

- ◆ OPEN is delayed by AND gate after Q₁ and Q₀
 - Can remove this delay by retiming
 - ↳ Move output logic (AND gate) to eliminate delay
 - OPEN = Q₁Q₀ = (Q₁+D+Q₀N)(Q₀'N+Q₀N'+Q₁N+Q₁D)




CSE370, Lecture 21


15

Moore versus Mealy vending machine

Moore machine



Mealy machine



CSE370, Lecture 21

16

Hardware Description Languages and Sequential Logic



- ◆ Flip-flops
 - representation of clocks - timing of state changes
 - asynchronous vs. synchronous
- ◆ FSMs
 - structural view (FFs separate from combinational logic)
 - behavioral view (synthesis of sequencers – not in this course)
- ◆ Data-paths = data computation (e.g., ALUs, comparators) + registers
 - use of arithmetic/logical operators
 - control of storage elements

CSE370, Lecture 21

17

Example: reduce-1-string-by-1

- ◆ Remove one 1 from every string of 1s on the input



CSE370, Lecture 21

18

Verilog FSM - Reduce 1s example


◆ Moore machine

```
'define zero 0
'define one1 1
'define twols 2

module reduce (clk, reset, in, out);
    input clk, reset, in;
    output out;
    reg out;
    reg [2:1] state; // state variables
    reg [2:1] next_state;

    always @(posedge clk)
        if (reset) state = 'zero;
        else state = next_state;

```



CSE370, Lecture 21

19

Moore Verilog FSM (cont'd)

```
always @ (in or state) begin
    case (state)
        'zero:
            if (in) next_state = 'one1;
            else next_state = 'zero;
        'one1:
            if (in) next_state = 'twols;
            else next_state = 'zero;
        'twols:
            if (in) next_state = 'one1;
            else next_state = 'twols;
    endcase
    out = state;
end

note that output depends only on state
```

CSE370, Lecture 21


20

Mealy Verilog FSM

```
module reduce (clk, reset, in, out);
    input clk, reset, in;
    output out;
    reg out;
    reg state; // state variables
    reg next_state;

    always @(posedge clk)
        if (reset) state = 'zero;
        else state = next_state;

    always @ (in or state)
        case (state)
            'zero: // last input was a zero
                begin
                    out = 0;
                    if (in) next_state = 'one;
                    else next_state = 'zero;
                end
            'one: // we've seen one l
                begin
                    if (in) begin
                        next_state = 'one;
                        out = 1;
                    end
                    else begin
                        next_state = 'zero;
                        out = 0;
                    end
                end
        endcase
endmodule
CSE370, Lecture 21
```



21

Synchronous Mealy Machine

```
module reduce (clk, reset, in, out);
    input clk, reset, in;
    output out;
    reg out;
    reg state; // state variables

    always @(posedge clk)
        if (reset) state = 'zero;
        else
            case (state)
                'zero: // last input was a zero
                    begin
                        out = 0;
                        if (in) state = 'one;
                        else state = 'zero;
                    end
                'one: // we've seen one l
                    begin
                        if (in) begin
                            state = 'one;
                            out = 1;
                        end
                        else begin
                            state = 'zero;
                            out = 0;
                        end
                    end
            endcase
endmodule
CSE370, Lecture 21
```

22