Rules:

• Please remove everything from your desk area except one sheet of notes and whatever pens/pencils you want to use.
• Please stop working promptly at 11:20.
• If you rip the pages apart, please staple them back together when you are done.

Advice:

• The exam should have 9 pages; check before you start.
• Read questions carefully before you start writing.
• Write down partial solutions for partial credit.
• There are 100 points on the exam distributed unevenly; try to distribute your effort roughly according to point value.
• The questions are not necessarily ordered according to difficulty. Skip around to find parts that are easy for you.
• If you have questions, ask.
• The last two exercises are “challenge exercises”. They do not count towards your normal class score at all. If you complete them well, it could have a small effect when assigning final grades at the end of the quarter. Do not work on them unless you are 100% sure you are done with the rest of the exam.

<table>
<thead>
<tr>
<th>Grading Summary</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1:</td>
<td>/ 20</td>
</tr>
<tr>
<td>2:</td>
<td>/ 20</td>
</tr>
<tr>
<td>3:</td>
<td>/ 15</td>
</tr>
<tr>
<td>4:</td>
<td>/ 10</td>
</tr>
<tr>
<td>5:</td>
<td>/ 15</td>
</tr>
<tr>
<td>6:</td>
<td>/ 20</td>
</tr>
<tr>
<td>Total:</td>
<td>/ 100</td>
</tr>
</tbody>
</table>
1. Draw waves and point out the hazards (20 points)

In the following circuit, the gates are marked with the number of time units of delay they have.

Draw the values of X, Y, Z and F as a function of time. This circuit has a dynamic hazard. Point out in the wave for F the glitch caused by this hazard. There is also a static hazard that results in a glitch in one of the internal wires. Point out the glitch and briefly describe the kind of change that could be made to remove the hazard. Assume that A, B and C had their initial “time 0” values for a long time before time 0. Also assume that B and ¬B change at the same time.

To fix the hazard, you could add another AND gate that goes into the OR gate to cover the glitch-causing input pattern transition.
2. Multi-level circuit design (20 points)

Design a circuit for the following function that uses as few total gate inputs as possible. You may only use inverters, AND, NAND, OR and NOR gates. Hint: There are lots of paths to take, in optimizing circuits, but it may be useful to remember that Benjamin is a fan of Mr. DeMorgan.

![Truth Table]

<table>
<thead>
<tr>
<th></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Minimum 2-level form**

\[ F = AB\overline{C} + AB\overline{D} + \overline{ACD} + \overline{BCD} \]

**Factoring DeMorgan's Law**

\[ F = AB(\overline{C} + \overline{D}) + (\overline{A} + \overline{B})CD \]

\[ F = AB(\overline{CD}) + (\overline{AB})CD \]

\[ F = X\overline{Y} + \overline{XY} \]

\[ X = AB \]

\[ Y = CD \]

![Circuit Diagram]
3. Design an absolute difference unit (15 points)

Design a circuit that calculates the absolute value of the difference between two 8-bit 2’s complement numbers. You can assume the two inputs are within a small enough range that subtracting either one from the other does not result in overflow. A more formal definition of the function you are to implement: if \( A < B \), then \( B - A \), else \( A - B \).

You may use the following components:

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
<th>Size</th>
<th>Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-bit 2’s complement subtracter</td>
<td>( O = X - Y )</td>
<td>50</td>
<td>16</td>
</tr>
<tr>
<td>8-bit 2’s complement inverter</td>
<td>( O = -X )</td>
<td>25</td>
<td>12</td>
</tr>
<tr>
<td>8-bit 2’s complement less than</td>
<td>( O = X &lt; Y )</td>
<td>50</td>
<td>16</td>
</tr>
<tr>
<td>8-bit 2-1 multiplexer</td>
<td>( O = Z ? X : Y )</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>Individual 2-input gate</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Make your circuit as small and fast as you can. (There are at least two equally “correct” answers.) If you want to draw an 8-bit connection as a single line, but access individual wires as well, clearly label which bits you are accessing.

![Circuit Diagram](attachment:image.png)

Size: 124
Delay: 18

Size: 99
Delay: 30
4. Find the critical path (10 points)

In the circuit diagram below, the boxes represent flip-flops and the clouds represent some combinational gates. The labels on the clouds define what their delay is in Generic Time Units (GTU). Highlight the critical path.

Assuming the flip-flops are all connected to the same periodic clock signal, and have a setup time of 4 GTU, a hold time of 1 GTU, and a propagation delay of 2 GTU, what is the smallest clock period that will allow this circuit to function properly?

\[
\text{critical path delay} + \text{setup time} + \text{propagation delay} = (10 + 15 + 8) + 4 + 2 = 33 + 4 + 2 = 39 \text{ GTU}
\]
5. More Verilog dos and don’ts (20 points)

The following Verilog code is intended to implement the circuit on the right. It has 5 substantial errors in it. Point out the errors and briefly describe them.

```verilog
module bad(clk, rst, B, C, Z);
    input clk, rst, B, C;
    output Z;
    reg Q, nextQ, Z;

    always @ (posedge clk or B) begin
        if (rst)
            Q <= 1;
        else
            Q <= nextQ;
        Z = C ? Q : B;
    end

    always @ (B or C)
        begin
            if (C)
                nextQ <= 1;
            else begin
                if (B)
                    nextQ <= Q;
                else
                    nextQ <= 0;
            end
        end
endmodule
```

This is a state updating always block, so it should be sensitive to only clk (and optionally rst).

The rst input goes to the R input of the register, so this should be a 0.

This block of code specifies the behavior of the multiplexer, which is combinational logic. Therefore, this line should go in the combinational always block. (Just changing the blocking assignment to non-blocking makes the timing different from the circuit.)

This sensitivity list should include Q.

These should be blocking assignments.

In the version of this exam that was actually taken, this logic was incorrect. That was an exam writing error. If the mistake was pointed out, full credit was given. (These "hops" were not in the original version of the exam)
6. Design a state machine Moore and Mealy-style (20 points)

Draw two state machines. Both take a single bit input and produce a single bit output. Both output a 1 when the last two inputs were 0, and then 1. One of the machines should be Moore-style, and one should be Mealy-style. For both, use as few states as you can.

A few students designed FSMs to recognize the pattern "001" instead of "01". Those FSMs are: