



Computer organization Computer eprocessing unit + memory system Computer = processing unit + memory system Processing unit = control + datapath Control = finite state machine inputs = machine instruction, datapath conditions outputs = register transfer control signals, ALU operation codes instruction interpretation = instruction fetch, decode, execute Datapath = functional units + registers functional units = ALU, multipliers, dividers, etc. registers = program counter, shifters, storage registers


CSE370 - Computer Organization











Instruction sequencing

- Example an instruction to add the contents of two registers (Rx and Ry) and place result in a third register (Rz)
- Step 1: get the ADD instruction from memory into an instruction register
- Step 2: decode instruction
 - instruction in IR has the code of an ADD instruction
 - register indices used to generate output enables for registers Rx and Ry
 - □ register index used to generate load signal for register Rz
- Step 3: execute instruction
 - enable Rx and Ry output and direct to ALU
 - setup ALU to perform ADD operation
 - direct result to Rz so that it can be loaded into register

CSE370 - Computer Organization

Instruction types

- Data manipulation
 - add, subtract
 - increment, decrement
- multiply
- shift, rotate
- immediate operands
- Data staging
 - load/store data to/from memory
 - register-to-register move
- Control
 - conditional/unconditional branches in program flow
 - subroutine call and return

SE370 - Computer Organization

Elements of the control unit (aka instruction unit)

- Standard FSM elements
 - state register
 - next-state logic
 - output logic (datapath/control signalling)
 - Moore or synchronous Mealy machine to avoid loops unbroken by FF
- Plus additional "control" registers
- instruction register (IR)
- program counter (PC)
- Inputs/outputs
 - outputs control elements of data path
 - inputs from data path used to alter flow of program (test if zero)

CSE370 - Computer Organization

Instruction execution


Control state diagram (for each diagram)
reset
fetch instruction
decode
execute
Instructions partitioned into three classes
branch
load/store
register-to-register
Different sequence through diagram for each instruction type
Instruction type

Branch
Branch
Branch
Taken Not Taken Instruction

CSE370 - Computer Org


Data path (hierarchy)

- Arithmetic circuits constructed in hierarchical and modular fashion
- each bit in datapath is functionally identical
- 4-bit, 8-bit, 16-bit, 32-bit datapaths




Data path (ALU)

- ALU block diagram
 - input: data and operation to perform
 - output: result of operation and status information



CSE370 - Computer Organization

Data path (ALU + registers) Accumulator special register one of the inputs to ALU output of ALU stored back in accumulator One-address instructions operation and address of one operand other operand and destination is accumulator register AC <- AC op Mem[addr]</p> "single address instructions" (AC implicit operand) Multiple registers part of instruction used to choose register operands



Instruction path

- Program counter (PC)
 - keeps track of program execution
 - address of next instruction to read from memory
 - may have auto-increment feature or use ALU
- Instruction register (IR)
 - current instruction
 - includes ALU operation and address of operand
- $\hfill \square$ also holds target of jump instruction
- immediate operands
- Relationship to data path
 - PC may be incremented through ALU
 - contents of IR may also be required as input to ALU immediate operands

CSE370 - Computer Organization

Data path (memory interface)


- Memory
 - separate data and instruction memory (Harvard architecture)


 - two address busses, two data busses
 single combined memory (Princeton architecture)
 single address bus, single data bus
- Separate memory
 - ALU output goes to data memory input
 register input from data memory output
- data memory address from instruction register
- instruction register from instruction memory output instruction memory address from program counter
- Single memory


 address from PC or IR
- memory output to instruction and data registers
- memory input from ALU output


CSE370 - Computer Organization


Block diagram of processor (Harvard) Register transfer view of Harvard architecture which register outputs are connected to which register inputs arrows represent data-flow, other are control signals from control FSM two MARs (PC and IR) two MBRs (REG and IR) load control for each register Control FSM Inst Memory (8-bit words























Register-transfer-level description ■ Control □ transfer data between registers by asserting appropriate control signals ■ Register transfer notation - work from register to register □ instruction fetch: □ mabus ← PC; — move PC to memory address bus (PCmaEN, ALUmaEN) memory read; — assert memory read signal (mr, RegBmdEN) IR ← memory; — load IR from memory data bus (IRId) op ← add — send PC into A input, 1 into B input, add (srcA, srcB0, ssrB1, op) PC ← ALUout — load result of incrementing in ALU into PC (PCld, PCsel) □ instruction decode: IR to controller values of A and B read from register file (rs, rt) □ instruction execution: op ← add — send regA into A input, regB into B input, add (srcA, srcB0, ssrB1, op) rd ← ALUout — store result of add into destination register (regWrite, wrDataSel, wrRegSel)

Register-transfer-level description (cont'd)

- How many states are needed to accomplish these transfers?
- data dependencies (where do values that are needed come from?)
- resource conflicts (ALU, busses, etc.)
- In our case, it takes three cycles
- one for each step
- all operation within a cycle occur between rising edges of the clock
- How do we set all of the control signals to be output by the state machine?
- depends on the type of machine (Mealy, Moore, synchronous Mealy)

