Overview Last lecture Latches Flip-flops Edge-triggered D Master-slave Timing diagrams Today Sequential Verilog

```
Variables

• wire

• Connects components together

• reg

• Saves a value

• Part of a behavioral description

• Does NOT necessarily become a register when you synthesize

• May become a wire

• The rule

• Declare a variable as reg if it is a target of an assignment statement

• Continuous assign doesn't count
```

```
Sequential Verilog

Sequential circuits: Registers & combinational logic

Use positive edge-triggered registers

Avoid latches and negative edge-triggered registers

Register is triggered by "posedge clk"

module register (Q, D, clock);
input D, clock;
output Q;
reg Q;

always @ (posedge clock) begin
Q = D;
end
endmodule

CSE370, Lecture 15
```

```
    A procedure that describes a circuit's function
    Can contain multiple statements
    Can contain if, for, while, case
    Triggers at the specified conditions
    begin/end groups statements within always block
    module register(Q, D, clock);
        input D, clock;
        output Q;
        reg Q;
        always @ (posedge clock) begin
        Q = D;
        end
        endmodule
```

```
always example
                                                      Not a real register!!
module and_gate(out, in1, in2);
  input in1, in2;
output out;
             out;
  reg
   always @(in1 or in2) begin
                                            this code to a register, because out changes whenever in1 or in2
      out = in1 & in2;
                                            change. Can instead simply write
  end
                                               wire out, in1, in2;
endmodule
                                               and (out, in1, in2):
                                     specifies when block is executed i.e. triggered by changes in in1 or in2
CSE370, Lecture 15
```

```
Incomplete trigger or incomplete assignment
◆ What if you omit an input trigger (e.g. in2)

    Compiler will insert a register to hold the state

    ■ Becomes a sequential circuit — NOT what you want
module and_gate (out, in1, in2);
   input
                   in1, in2;
out;
                                                  A real register!! Holds out because in2 isn't specified
   output
   reg
                    out;
                                                  in always trigger
   always @(in1) begin
     out = in1 & in2;
   end
endmodule
                            1) Include all inputs in the trigger list
                            2) Use complete assignments
                              ⇒ Every path must lead to an assignment for out ⇒ Otherwise out needs a state element
CSE370, Lecture 15
```

Assignments • Be careful with always assignments • Which of these statements generate a latch? always @(c or x) begin if (c) begin value = x; if (c) begin value = 0; end y = value; end y = value; end always @(c or x) begin value = 0; end y = value; end always @(c or x) begin if (c) value = 0; end y = value; end always @(a or b) f = a & b & c; end always @(a or b) f = a & b & c; end CSE370, Lecture 15

```
Another way: Use functions

    Functions for combinational logic

    Functions can't have state

module and_gate (out, in1, in2);
  input in1, in2;
  output
                    out:
  assign out = myfunction(in1, in2);
  function myfunction;
input in1, in2;
                                            Benefits:
    begin
                                            Functions force a result
      myfunction = in1 & in2;
                                             \Rightarrow Compiler will fail if function
    end
                                              does not generate a result
⇒ If you build a function wrong
  endfunction
                                                 the circuit will not synthesize.
                                                 If you build an always block
                                                 wrong you get a register
CSE370, Lecture 15
```

```
if (another way)

// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel; // 2-bit control signal
input A, B, C, D;
output Y;
reg Y; // target of assignment

always @(sel or A or B or C or D)
   if (sel[0] == 0)
    if (sel[1] == 0) Y = A;
    else
        if (sel[1] == 0) Y = C;
        else
        if (sel[1] == 0) Y = C;
        else
        if (sel[1] == 0) Y = C;
        else
```

```
case
// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
                       // 2-bit control signal
input [1:0] sel;
input A, B, C, D;
output Y:
                        // target of assignment
  always @(sel or A or B or C or D)
     case (sel)
       2'b01: Y = B;
       2'b10: Y = C;
2'b11: Y = D;
                                  case executes sequentially
                                   ⇒ First match executes
⇒ Don't need to break out of case
endmodule
                                  case statements synthesize to muxes
CSE370, Lecture 15
```

```
default case
// 8-bit input vector
                                                        // 3-bit encoded output
// target of assignment
reg [2:0] Y;
   always @(A)
          ase (A)
8'b0000001: Y = 0;
8'b00000010: Y = 1;
8'b0000100: Y = 2;
8'b0001000: Y = 2;
8'b0001000: Y = 4;
8'b0010000: Y = 5;
8'b1000000: Y = 5;
8'b1000000: Y = 7;
                                                               If you omit the default, the compiler will create a latch for Y

⇒ Either list all 256 cases

⇒ Or use a function (compiler will warn you of missing cases)
            default: Y = 3'bx; // Don't care about other cases
endmodule
CSE370, Lecture 15
                                                                                                                       13
```

```
case executes sequentially
  // Priority encoder
  module encode (A, Y);
input [7:0] A;
output [2:0] Y;
reg [2:0] Y;
                                                                                                                                                                                                                                                                                                     // 8-bit input vector
// 3-bit encoded output
// target of assignment
                 always \emptyset(A) case (1'b1) A[0]: Y = 0; A[1]: Y = 1; A[2]: Y = 2; A[3]: Y = 3; A[4]: Y = 4; A[5]: Y = 5; A[6]: Y = 6; A[7]: Y = 7; default: Y = 3'bx; endcase  \begin{array}{c} \text{Case statements execute sequentially} \\ \Rightarrow \text{Take the first alternative that matches} \\ \text{A}(A) = A(A) = A(A)
                                                                                                                                                                                                                                                                                         Case statements execute sequentially

⇒ Take the first alternative that matches
                                        endcase
       endmodule
CSE370, Lecture 15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               14
```

```
for
// simple encoder
module encode (A, Y);
input [7:0] A;
output [2:0] Y;
                                        // 8-bit input vector
// 3-bit encoded output
reg [2:0] Y;
integer i;
reg [7:0] test;
                                         // target of assignment
// Temporary variables for program
   always @(A) begin
  test = 8b'00000001;
  Y = 3'bx;
  for (i = 0; i < 8; i = i + 1) begin</pre>
            if (A == test) Y = i;
test = test << 1; // Shift left, pad with 0s
                                                                for statements synthesize as cascaded combinational logic
    end
endmodule
                                                                    ⇒ Verilog unrolls the loop
 CSE370, Lecture 15
                                                                                                                     15
```

Verilog while repeat forever

- while (expression) statement
 - execute statement while expression is true
- repeat (expression) statement
 - execute statement a fixed number of times
- forever statement
 - execute statement forever

CSE370, Lecture 15

Blocking and non-blocking assignments

- ◆ Blocking assignments (Q = A)
 - Variable is assigned immediately
 - New value is used by subsequent statements
- Non-blocking assignments (Q <= A)
 Variable is assigned after all scheduled statements are executed
 - Value to be assigned is computed but saved for later
- Example: Swap

CSE370, Lecture 15

```
always @(posedge CLK)
                               always @(posedge CLK)
                                  begin
A <= B;
B <= A;
   begin
      temp = B;
      B = A:
   end
```

17

Blocking and non-blocking assignments

16

```
reg B, C, D;
always @(posedge clk)
                                                               reg B, C, D;
always @(posedge clk)
                                                                 begin

B <= A;

C <= B;

D <= C;
           begin

B = A;

C = B;
CSE370, Lecture 15
                                                                                                         18
```

Swap

- The following code executes incorrectly
 - One block executes first
 - Loses previous value of variable

```
always @ (posedge CLK)
  begin
   B = A;
end
always @ (posedge CLK)
  begin
    A = B;
end
```

- ◆ Non-blocking assignment fixes this
 - Both blocks are scheduled by posedge CLK

```
always @(posedge CLK)
   begin
A <= B;
end
```

always @ (posedge CLK) begin B <= A; end

19

CSE370, Lecture 15

Parallel versus serial execution

- assign statements are implicitly parallel
 - "=" means continuous assignment
 - Example

assign E = A & D; assign A = B & C;

- A and E change if B changes
- always blocks execute in parallel
 - always @(posedge clock)
- Procedural block internals not necessarily parallel
 - "=" is a blocking assignment (sequential)

 - "<=" is a nonblocking assignment (parallel)
 Examples of procedures: always, function, etc.

CSE370, Lecture 15 20

