


CSE 370 Spring 2006

Introduction to Digital Design

Lecture 4: Logic Gates



Last Lecture

- CMOS
- Basic Boolean Functions
- Boolean Algebra

Today

- Logic Gates
- Different Implementations
- Bubbles

Administrivia

- Homework 2 on the web. Reading on the web (finish Chapter 2)
- Lab 2 is on the web, you might want to start the tutorial before you lab session this week.

Logic Gates and Truth Tables

■ AND $X \cdot Y$ XY

X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1

■ OR $X+Y$

X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1

■ NOT \bar{X} X'

X	Y
0	1
1	0

■ Buffer X

X	Y
0	0
1	1

} *unit*

Logic Gates and Truth Tables

■ NAND $\overline{X \cdot Y}$ \overline{XY}

X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0

■ NOR $\overline{X+Y}$

X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0

■ XOR $X \oplus Y$

X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0


■ XNOR $\overline{X \oplus Y}$

X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1

} *hard to implement*


Useful Lingo

- Schematic: A drawing of interconnected logic gates
- Net: wires that are all at the same voltage
- Netlist: A list of all the devices and connections in a schematic
- Fan-in: The number of inputs to a gate
- Fan-out: The number of outputs of a gate




Boolean Functions to Gates

- Example: $F = (A \cdot B)' + C \cdot D$
- Example: $F = C \cdot (A + B)'$




Boolean Functions to Gates

- More than one way to map expressions to gates
- e.g., $Z = A' \cdot B' \cdot (C + D) = (A' \cdot (B' \cdot (C + D)))$



What is the Optimal Implementation?

- We use the axioms and theorems of Boolean algebra to "optimize" our designs
- Design goals vary
 - Reduce the number of inputs?
 - Reduce the number of gates?
 - Reduce number of gate levels?
- How do we explore the tradeoffs?
 - CAD tools
 - Logic minimization: Reduce number of gates and complexity
 - Logic optimization: Maximize speed and/or minimize power




Example: A Binary Full Adder

1-bit binary adder

Inputs: A, B, Carry-in

Outputs: Sum, Carry-out



A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$A' B' C_{in}$


$$\text{Sum} = A' B' C_{in} + A' B C_{in}' + A B' C_{in}' + A B C_{in}$$

$$\text{Cout} = A' B C_{in} + A B' C_{in} + A B C_{in}' + A B C_{in}$$

Full Adder: Sum


Before Boolean minimization

$$\text{Sum} = A' B' C_{in} + A' B C_{in}' + A B' C_{in}' + A B C_{in}$$



After Boolean minimization


$$\text{Sum} = (A \oplus B) \oplus C_{in}$$



Full Adder: Carry


Before Boolean minimization

$$\text{Cout} = A' B C_{in} + A B' C_{in} + A B C_{in}' + A B C_{in}$$




After Boolean minimization

$$\text{Cout} = B C_{in} + A C_{in} + A B$$




Preview: A 2-bit Ripple-Carry Adder




In Class Challenge

Implement XOR using NANDs (challenge: fewest)




Different Realizations




Waveform View of Logic Functions

- Just a sideways truth table
 - but note how edges don't line up exactly
 - it takes time for a gate to switch its output!




Are All Implementations Equivalent?

- Under the same input stimuli, the three alternative implementations have almost the same waveform behavior
 - delays are different
 - glitches (hazards) may arise – these could be bad, it depends
 - variations due to differences in number of gate levels and structure
- The three implementations are functionally equivalent



CMOS is Inverting

- CMOS logic gates are inverting
 - Get NAND, NOR, NOT
 - Don't get AND, OR, Buffer



DeMorgan's Theorem

- Replace
 - • with +, + with •, 0 with 1, and 1 with 0
 - All variables with their complements

- Example 1: $Z = A'B' + A'C'$ ←

$$\begin{aligned} Z' &= (A'B' + A'C')' \\ &= (A'B')' \cdot (A'C')' \\ &= (A+B) \cdot (A+C) \end{aligned}$$

- Example 2: $Z = A'B'C + A'BC + AB'C + ABC'$


$$\begin{aligned} Z' &= (A'B'C + A'BC + AB'C + ABC')' \\ &= (A'B'C)' \cdot (A'BC)' \cdot (AB'C)' \cdot (ABC')' \\ &= (A+B+C) \cdot (A+B'+C) \cdot (A'+B+C) \cdot (A'+B'+C) \end{aligned}$$

DeMorgan's, NAND, NOR

- DeMorgan's Theorem

■ Standard Form: $(A+B)' = A'B'$ $A'+B' = (AB)'$
 ■ Inverted Form: $(A+B) = (A'B')'$ $(AB) = (A'+B')'$

- AND with complemented inputs \equiv NOR
- OR with complemented inputs \equiv NAND
- OR \equiv NAND with complemented inputs and outputs
- AND \equiv NOR with complemented inputs and outputs




Double Bubble

- Introduce inversions ("bubbles")
 - Introduce bubbles in pairs
 - Conserve inversions
 - Do not alter logic function

$$\begin{aligned} Z &= AB + CD \\ &= (A'+B')' + (C'+D')' \\ &= [(A'+B')(C'+D')]'' \\ &= [(AB)'(CD)']' \end{aligned}$$

- Example


- AND/OR to NAND/NAND



Bubble Trouble Continued


- Example: AND/OR network to NOR/NOR

$$\begin{aligned}
 Z &= AB + CD \\
 &= (A' + B')' + (C' + D')' \\
 &= [(A' + B')' + (C' + D')']' \\
 &= \{[(A' + B')' + (C' + D')']\}'
 \end{aligned}$$



Bubble Trouble Continued

- Example: OR/AND to NAND/NAND



Bubble Trouble Continued

- Example: OR/AND to NOR/NOR

