
2 LINES X 16 CHARACTERS BEING UNE .191"(4.85mm) CHARACTER HE CHE



Pin Layout


14 13 12 11 10 9 8 7 6 5 4 3 2 1 ©©©©©©©©©©©©©©©©©©

Outline Drawing'

Interface Pin Connections

Pin No.	Symbol		Function			
1	V38	ÓΛ				
2	V ₀₀	+ 5V	Power supply			
3	V ₀		1			
4	RS	H: Data L: lestra	input iction input			
5	R/W	H: Read(MPU ← LCM) L: Write(MPU → LCM)				
6	E	E	able signal			
7	DBQ					
8	DB1					
9	082					
10	DES					
11	D84	Da	112 bus line			
12	DB5					
13	DB4					
14	087					

Block Diagram



Available Options

- 1. Viewing Angle!
 - B --- Bottom
 - T -- Top
- 2. Fluid Type:
 - S Commercial (0°C to +50°C)
 - H -- Industrial
 - (-20°C to +70°C)
 - W-Wide Viewing Cone (0°C to +50°C)
- 3. Viewing Mode:
 - A Reflective Positive Image/no lamp
 - B Transflective Positive
 - Image/with EL lamp
 - E Transmissive Negative Image/with EL lamp

Voltage Requirements

Industrial Fluid		Viewing (Fluid	Cone		
2 2 9					
-20°C) o c				
ب فراق	ام و	Lo l	₹0.P		
	, o ,	To To To To			

See Power Supply Schematics on page 36.

Display Pattern^x

5x7 : Cursor Format



(Character Pitch = .140 in.)

Reference Information

Pag	B
Ordering Information	4
Viewing Mode Description Chart	4
Absolute Maximum Ratings 3	6
Electrical Specifications3	6
Viewing Angle Diagram	6
Timing Characteristic	7
Display Data Address Chart 4	2
EL Lamp Inverters 4	6

*All dimensions in inches(mm). Drawings not to scale. All specifications subject to change without notice.



ABSOLUTE MAXIMUM RATINGS


	ltem	Symbol	Min.	Max.	Unit
Logic Circuit Power Supp	oly Voltage	V _{DD} -V _{SS}	0	7.0	V
LC Driver Circuit Supply	Voltage	V _{DD} -V _O	0	13.5	v
Input Voltage		\overline{V}_{i}	V _{ss}	V _{DD}	V
Operating Temperature	Commercial fluid Wide viewing cone fluid		0	+50	
	Industrial fluid		20	+70	℃
Storage Temperature	Commercial fluid Wide viewing cone fluid	t _{stg}	-20	+ 70	°C
	Industrial fluid		-40	+90	1

ELECTRICAL SPECIFICATIONS

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit
High Input Level Voltage	V _{IH}		2.2	1 1g	_	V
Low Input Level Voltage	V _{IL}		· ·		0.6	
High Output Level Voltage	V _{OH}	$-I_{OH} = 0.2$; n. A	2.4			V
Low Output Level Voltage	V _{OL}	l _{ot} = 1.2 in A	1		0.4	V
Power Current	l _{DD}	V _{DD} = 5.0 V		0.8	2.0	mA

POWER SUPPLY SCHEMATICS

5 adividual module specification pages for voltage settings to obtain optimum contrast and viewing angle.



For Modules With Commercial Temperature Range Fluid


 $V_{\text{\tiny DD}}$

 V_0

+ 5V

For Modules With Industrial Temperature Range Fluid or Wide Viewing Cone Fluid (Type H or W)


VIEWING ANGLE DIAGRAM




NOTE: Select either top or bottom viewing angle



TIMING CHARACTERISTICS



WRITE OPERATION										
<u>ltem</u>	Symbol	Min.	Тур.	Max.	Unit					
Enable Cycle Time	. t _{cyc E}	1.0			μS					
Enable Pulse Width	PW E	450		_	ns					
Enable Rise/Fall Time	t _{er} ,t _{er}		_	25	ns					
Address Set-up Time	t _{AS}	140	_	_	ns					
Address Hold Time	t _{AH}	. 10	_		nş					
Data Start-up Time	t _{DSW}	195	-		ns					
Data Hold Time	t _H .	10	_		ns					



READ OPERATION									
llem	Symbol	Min,	Тур.	Max.	Unit				
Enable Cycle Time	t _{cyc E}	1.0	_	_	μS				
Enable Pulse Width	PW E	450		<u> </u>	ns				
Enable Rise/Fall Time	t _{er} ,t _{er}		_	25	ns				
Address Set-up Time	tas	140	_	_	ns				
Address Hold Time	t _{AH}	10		_	กร				
Data Delay Time	t _{DDR}	_		320	ns				
Data Hold Time	t _{DHR}	20			ns				

PIN FUNCTION CHART

Pin Name	1/0	Function			
V _{SS}	_	Ground; OV			
V _{DD}		15 V			
V _o		Power supply for LC driving			
RS	1	Signal to select registers "O": Instruction register (for write) Busy flag; address counter (for read) "1": Data register (for read and write)			
R/W	1	Signal to select read (R) and write (W) "O": Write MPU → LCD Module "1": read MPU ← LCD Module			
Ε		Operation start signal for data read or write			
DB0 thru DB3 I/O		Data bus of lower order 4 lines having bidirectional tri-state Used for data transfer between the MPU and the module. These four are not used during 4-bit operation			
DB4 thru DB7	1/0	Data bus of higher order 4 lines having bidirectional tri-state Used for data transfer between the MPU and the module. DB7 can be used as a BUSY flag.			

NOTE: In the module, the data can be sent in either 4-bit 2-sequence operation or 8-bit single-operation so that it can interface to both 4 and 8-bit MPU's.

- 1. When interface data is 4 bits long, data is transferred using only line DB4-DB7 and DB0-DB3 are not used. Data transfer between the module and the MPU is complete when the 4-bit data is transferred twice. Data of the higher order 4 bits (the contents of DB4-DB7 when the interface data is 8 bits long) is transferred first, and the lower order 4 bits (the contents of DB0-DB3 when the interface data is 8 bits long) follows.
- 2. When the interface data is 8 bits long, data is transferred using all 8 data lines of DB0 ~ DB7.



INSTRUCTION CODES

	S	et 🐰			Ins	truction	Code					Execution: Time
Instruction	RS	R/W	D87	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	(when f _{ep} or f _{osc} is 250KHz)
Clear Display	0	0	0	0	0	0	0	0	0		Clears all display and returns the cursor to the home position (Address 0)	82 μs –1.64ms
Return Home	0	0	0	0	0	0	0	0			Returns the cursor to the home position (Address 0). Also returns the display being shifted to the original position. DD RAM contents remain unchanged.	40 μs –1.6ms
Entry Mode Set	0	0	0	0	0	0	0	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	LO	S	Sets the cursor move direction and specifies or not to shift the display. These operations are performed during data write and read.	40 μs
Display ON/OFF Control	0	0	0	0	0	0	1	D		В	Sets ON OFF of all display (D). Cursor OH/OFF (C), and blink of cursor position character (B).	40 µs
Cursor or Display Shift	0	0	0	0	0.	1	S/C	RVL			Moves the cursor and shifts the display without changing DD RAM contents.	40 μs
Function Set	0	0	0	0	1	DL	N	F		•	Sets interface data length (DL), number of display lines (N), and character font (F).	40 µs
Set CG RAM Address	0	0	0	1			A _{cc}				5Sets the CG RAM address CG RAM data is sent and received after this setting.	40 μs
Set DD RAM / \ss	0	0	1				A _{DD}				Sets the DD RAM address DD RAM data is sent and received after this setting	40 μs
Read Busy Flag & Address	0		BF				AC				Reads Busy Flag (BF) indicating internal operation is being performed and reads address counter contents.	1 րs
Write Data to CG or DD RAM	1	0				Write	Data				Writes data into DD RAM or CG RAM:	40 µs
Read Data from CG or DD RAM	1	1				Read	Data				Reads data from DD RAM or CG RAM.	40 µs
	S S/C R/L R/L DL N F BF BF C	= 1: Ac = 1: Dis = 1: Sh = 0: Sh = 1: 8 I = 1: 2 I = 1: 5x = 1: Int = 0: Ca = 0: Cu	play shift to the ift	nies dis ift ne right ne left operati ot instru FF	ng	ifi,		C = 0: L = 0: = 0: = 0: = 1: = 1:		move ots ots	DD RAM: Display data RAM CG RAM: Character generator RAM A _{CG} : CG RAM address A _{CD} : DD RAM address Corresponds to cursor address AC: Address counter used for both of DD and CG RAM address	Execution time changes when frequency change (Example) When f _{cp} or f _{osc} is 270 KHz: $40\mu s \times \frac{250}{270} = 37\mu$

^{*}Don't care

HEXADECHAL CODES

The display module data bus accepts 8-bit wide instruction codes which are directed to the instruction register when RS = 0 (low) and R/W = 0 (low). When writing programs, the equivalent hexadecimal code is easier to use than the 8-bit wide instruction codes. Key operational codes are listed below in hexadecimal format.

Command Description	Instruction Code (Hexadecimal Format)	RS Code	R/W Code
Display Control:			
On	OC .	0	•
Blank (All memory retained)	0A, 08	. 0	. U
Clear Display & Home Cursor	01	0	0
Home Cursor	02	0	0
Cursor:			U
On	0E	•	
Off	0C	U	0
Wink	0D	U	0
Shift Left	10	0	0
Shift Right	14	0	0
Home	02	0	0
Cursor Travel Upon		U	0
Character Entry:			
Left	•		
Right	04	0	0
	06	0	0
Shift Display			
with Data Entry:			
Left	07	0	n
Right	05	Ŏ	ŏ
Shift Display			
without Data Entry:			
Left	18	· n	
Right	1C	0	Ų
Display Data Addresses:		<u> </u>	0
(See page 42)			•
Home Position 1st Line	.1	_	
Home Position 2nd Line	80	0	0
Figure 1 delition 2nd Line	C0	0	0

INSTRUCTION CODE DEFINITIONS

Outline

Two registers of the HD44780, the Instruction Register (IR) and the Data Register (DR) only can be controlled by MPU directly. Control information is temporarily stored in these registers, prior to internal operation start, to allow interface to various types of MPUs which operate in different speeds from HD44780 internal operation or to allow interface to peripheral control ICs. The HD44780 internal operation is determined by signals sent from the MPU. These signals including register selection signals (RS), read/write signals (RW) and data bus signals (DB0 - DB7) are called instructions in this paragraph. Table on page 38 shows the instructions and the execution time of the instructions. Details are explained in the following sections. The instructions can be divided into the following 4 types:

- (1) Instructions that designate the HD44780 functions such as display format, data length, etc.
- (2) Instructions that give internal RAM addresses.
- (3) Instructions that perform data transfer with internal RAM.
- (4) Other instructions.

In the normal use, instructions of category (3), which sends display data, is used most frequently. However, since the HD44780 internal RAM addresses are configured to be automatically incremented (or decremented) by +1 after each data write, MPU program load is lessened. Specifically, display shift is performed concurrently with display data write, and then this enables the user to develop systems with minimum time and maximum efficiency of programming. When an instruction is being executed (during internal operation), the busy flag DB7 is active high. This must be monitored when high speed operation is planned (=50KHz).



Clear Display

	_RS	R/W	D B7			D B0
Code	0	0	0 0	0 0	0 0	0 1

Wri character code "20" (hexadecimal) into all the DD RAM addresses. The cursor returns to Address 0 (A_{DD} = "80") and display, if it ...s been shifted, returns to the original position. In other words, display disappears and the cursor goes to the left edge of the display (the first line if 2 lines are displayed.)

Return Home

	RS	R/W	D B 7					DB0
Code	0	0	0	0	0	0 0	0	•
		1,30%				169 A. C. C.		*Don't Care

Returns the cursor to Address 0 (A_{DD} = "80") and display, if it has been shifted, to the original position. The DD RAM contents remain unchanged.

Entry Mode Set


	RS	R/W	D87			DB0
Code	0	0	0	0 0	0 0	1 1/D S

- I/D: Increments (I/D = 1) or decrements (I/D = 0) the DD RAM address by one upon writing into or reading from the DD RAM a character code. The cursor moves to the right when incremented by one. The same applies to writing and reading of CG RAM.
- S: Shifts the entire display to either the right or the left when S is 1; to the left when I/D = 1 and to the right when I/D = 0. Therefore, the cursor looks as if it stood still with the display only moved. Display is not shifted when reading from the DD RAM. Display is not shifted when S = 0.

Display ON/OFF Control

	RS	R/W		DB7					1111	DB0
Code	0	0	•	0 0 -	0	0	1	D	С	В

- Display is turned ON when D = 1 and OFF when D = 0. When display is turned off due to D = 0, the display data remains in the DD RAM and it can be displayed immediately by setting D = 1.
- C: The cursor is displayed when C = 1 and not displayed when C = 0. Even if the cursor disappears, function of I/D, etc. does not nange during display data write. The cursor is displayed using 5 dots in the 8th line when the 5x7 dot character font is selected and in the 11th line when 5x10 dot character font is selected.
- B: The character residing at the cursor position blinks when B = 1. The blink is done by switching between all the black dots and display characters at 0.4 second interval. The cursor and the blink can be set concurrently.



Cursor or Display Shift

	RS	R/W	DB7	38	1489. Ly	ing the state of t	DB0
Code	0	0	o	0 0		S/C R/L	
			3 344 A	New J			*Don't Care

Shifts the cursor position or display to the right and the left without writing or reading the display data. This function is used for correction or search of display.

S/C R/L	그는 그 그렇게 한테이라 다고 그리죠? 빨리 한 반속하는 그 그 것이 먹다.
0 0	Shifts the cursor position to the left. (AC is decremented by one.)
0 1	Shifts the cursor position to the right. (AC is incremented by one.)
1 0	Shifts the entire display to the left. The cursor follows the display shift.
1 1	Shifts the entire display to the right. The cursor follows the display shift

F		414	4	E C	eŧ
FU	I L L P			7 D	i ← 3

	RS.	R/W	DB7							DB0
Code	0	0	0	0	1	DL	N⊭	F	*	*

*Don't Care

Rits



DL: Sets interface data length. Data is sent or received in 8-bit length (DB7 - DB0) when DL = 1 and 4-bit length (DB7 - DB4) when DL = 0. When 4-bit length is selected, data must be sent or received twice.

N: Sets number of display lines.

F: Sets character font.

N	F	No. of Display Lines	Character Font	Duty Factor	Remarks
0	0	1	5x7 dots	1/8	_
0	11	11	5x10 dots	1/11	_
1	*	2	5x7 dots	1/16	Cannot display 2 lines with 5x10 dot character font.


Set CG RAM Address

*Don't Care

Bits


Sets the CG RAM address in a binary number of AAAAAA to the address counter, and data is written or read from the MPU related to the CG RAM after this.

Set DD RAM Address




Sets the DD RAM address in a binary number of $A_NAAAAAA$ to the address counter, and data is written or read from the MPU related to the DD RAM after this. However, when N=0 (1-line display), $A_NAAAAAA$ is "80" to "CF" (hexadecimal). When N=1 (2-line display), $A_NAAAAAA$ is "80" to "A7" (hexadecimal) for the first line, and "C0" to "E7" (hexadecimal) for the second line.

Read Busy Flag and Address



Reads Busy Flag (BF) that indicates the system is internally operating on an instruction received before. When BF = 1, it indicates that internal operation is going on and the next instruction is not accepted until BF is set to "0." Check the BF status before the next write operation and at the same time, the value of the address counter expressed in a binary number of AAAAAA. The address counter is used by both the CG and DD RAM address, and its value is determined by the previous instruction. Address contents are those of the CG RAM or DD RAM previously shown.

Write Data to CG or DD RAM



Writes binary 8-bit data DDDDDDDD to the CG or the DD RAM. Whether the CG or the DD RAM is to be written is determined by the previous designation (CG RAM address setting or DD RAM address setting). After write, the address is automatically incremented or decremented by one according to entry mode. Display shift also follows the entry mode.

Read Data From CC or DD RAM

 RS
 R/W
 DB7
 DB9

 Code
 1
 1
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 <t

Reads binary 8-bit data DDDDDDDD from the CG or the DD RAM. Whether the CG RAM or the DD RAM is to be read is determined by the previous designation. Prior to inputting this read instruction, either the CG RAM address set instruction or the DD RAM address set instruction must be executed. If it is not done, the first read data becomes invalid, and data of the next address is read normally from the second read. After read, the address is automatically incremented or decremented by one according to the entry mode. However, display shift is not performed regardless of entry mode types.

DISPLAY DATA ADDRESS CHARTS

(Note: Some charts are different from general instructional data)

1 LINE x 8 CHARACTERS PER LINE 2 LINES x 8 CHARACTERS PER LINE

Character

Line 1 80 81 82 83 84 85 86 87 Line 2 C0 C1 C2 C3 C4 C5 C6 C7

SLM 10801 (LINE 1 WITH E) SLM 20801 (LINE 1 & 2 WITH E)

1 LINE x 16 CHARACTERS PER LINE 2 LINES x 16 CHARACTERS PER LINE

Character

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Line 1 80 81 82 83 84 85 86 87 88 89 8A 88 8C 8D 8E 8F Line 2 C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF

SLM 11601 / SLM 11602 / SLM 11603 | (LINE 1 WITH E) SLM 11604 / SLM 11607 SLM 21601 / SLM 21602 | (LINE 1 & 2 WITH E) SLM 21603 1 LINE x 16 CHARACTERS PER LINE

Character

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Line 1 80 81 82 83 84 85 86 87 CO C1 C2 C3 C4 C5 C6 C7

SLM 11605 / SLM 11606

1 LINE x 20 CHARACTERS PER LINE 2 LINES x 20 CHARACTERS PER LINE

Character

Line 1 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 Line 2 CO C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3

> SLM 12001 / SLM 12002 (LINE 1 WITH E) SLM 22001 / SLM 22002 (LINE 1 & 2 WITH E)

4 LINES x 16 CHARACTERS PER LINE

Character

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Line 1 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F

Line 2 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F

Line 3 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F

Line 4 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F

SLM 41601

1 LINE x 24 CHARACTERS PER LINE 2 LINES x 24 CHARACTERS PER LINE

Character

Line 1 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97

Line 2 CO C1 C7 C3 C4 C5 C6 C7 C8 C9 CA C8 CC CD CE CF D0 D1 D2 D3 D4 D5 D6 177

SLM 12401 / SLM 12403 (LINE 1 WITH E) SLM 22401 / SLM 22402 (LINE 1 & 2 WITH E)

1 LINE x 40 CHARACTERS PER LINE 2 LINES x 40 CHARACTERS PER LINE 4 LINES x 40 CHARACTERS PER LINE

Character

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Line 1 80 81 82 83 84 85 86 87 88 89 8A 88 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 98 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7

Line 2 C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA D8 DC DD DE DF E0 E1 E2 E3 E4 E5 E6 E7

Line 3 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7

Line 4 C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA D8 DC DD DE DF E0 E1 E2 E3 E4 E5 E6 E7

Note: Address Locations on Lines 1 & 2 are Enabled by E1

Address Locations on Lines 3 & 4 are Enabled by E2

SLM 14001 / SLM 14003 (LINE 1 WITH E) SLM 24001 / SLM 24002 (LINE 1 & 2 WITH E) SLM 44001 / SLM 44002 (LINE 1 THRU 4 WITH E1 & E2)



41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 55 57 58 59 60 61 62 63 64 61 65 67 68 69 70 71 72 73 74 75 76 77 78 79 80
Line 1 A8 A9 AA AB AC AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF

SLM 1800

ADDRESS CODES BY QUADRAMT (FOR SLM 28001 & SLM 48001)

80 81 82 83 84 85	5 86 87	88 89	8A 8B	8C 8D	8E 8	3F 90	91 9	93	94	95	96 9	7 98	99	9A	9B	9C	9D !	9E 9F	ΑO	A1	A2	А3	A4 /	45 /	46 /	•7
C0 C1 C2 C3 C4 C5	5 C6 C7	C8 C9	CA CE	CC CD	CE	CF D0	D1 [)2 D3	3 D4	D5	D6 [)7 D	3 D9	DΑ	DΒ	DC	gad	DE (DF	ΕO	Ε1	E2	E3	E4 (E5 f	E6 1	:7

	Chari 1 40	
Line 1	ADDRESS LOCATIONS	ADDRESS LOCATIONS
Line 2	IN THIS QUADRANT ENABLED BY E1	IN THIS QUADRANT ENABLED BY E2
Line 3	ADDRESS LOCATIONS IN THIS QUADRANT	ADDRESS LOCATIONS IN THIS QUADRANT
Line 4	ENABLED BY E3	ENABLED BY E4

Note: Address codes in all 4 Quadrants are identical. See Quadrant chart above. SLM 28001 (LINE 1 & 2 WITH E1 & E2) SLM 48001 (LINE 1 THRU 4 WITH E1, E2, E3 & E4)


INITIALIZATION OR RESET

Each time power to the module is turned on, an initialization (reset) procedure must be executed. This procedure consists of sending an initial group of instructions to configure the display for normal programming execution. Each module will automatically perform this procedure on power-up (using internal circuitry). However, for this to happen properly, the power supply rise time must meet the parameters shown below. To absolutely insure proper initialization, it might be best to turn the module power on and then send the proper initialization instructions from the microprocessor.

The following instructions are executed by each module automatically on power up:

		Instruction Code	Equiv. Hex Code
(1)	Clear display The busy flag is kept in the busy state (BF = 1) until initialization ends. The time is 15ms.	10000000	. 80 (busy flag)
(2)	Function SetDL = 1: 8 bits wide interface data N = 0: 1-line display F = 0: 5x7 dot character font	00110000	30 (1st instruction)
(3)	Display ON/OFF Control D = 0: Display OFF (Blank) C = 0: Cursor OFF B = 0: Blink OFF	00001000	08
(4)	Entry Mode SetI/O = 1: +1 (increment) S = 0: No shift	00000110	06
(5)	DD RAM is selected		

Because initialization may not be performed completely depending on the rise time of the power supply when it is turned on, pay attention to the adjacent time relationship. $t_{\rm OFF}$ stipulates the time of power OFF for power supply instantaneous dip or when power supply repeats ON and OFF.



As mentioned above, since some power supplies may not meet the above parameters, it may be better to absolutely ensure proper initialization by sending the following additional initialization instructions from the microprocessor after the above automatic initialization has taken place. These suggested codes create an automatically-incremented, steady line cursor, which is different from the automatic initialization. Also, note that the initial hex code 30, 34 or 38 is sent twice to ensure the module enters the 8-bit data length mode without fail. All initialization is performed with RS and R/W, both 0 (low).

For 8-bit data bus:

1 line, 5x7 character format	. 30, 30, 06, 0E, (01
1 line, 5x10 character format	. 34, 34, 06, 0E, (01
2 lines, 5x7 character format only	. 38, 38, 06, 0E, (01

It is possible to initialize a 2-line module to write to just one line. Using the 30 instruction will improve the contrast ratio by eliminating line 2.



First, we will write the program in hexadecimal code in the same manner as for 8-bit operation, then we will re-write it as actually sent in the 4-bit format. Four-bit operation requires that data be sent twice over the D4 thru D7 bus lines which requires reformatting the 8-bit hexadecimal code for transmission. Memory requirements are also doubled; however, an advantage is the ability to embed all 4 data bits, RS and R/W in a standard 8-bit wide memory. The 8-bit data bus requires at least 9 bits of memory (assuming R/W is 1 low).

For 4-bit data bus:

Now, the above initialization code must be reformated as below, to send each hex code twice over the D4 thru D7 bus lines:

22, 00, 22, 00, 00, 66, 00, EE, 00, 1 (Note the single terminating 1. This is crucial.)

Now, reformatted for 4-bit transmission:

22, 44, 22, 44, 00, 66, 00, EE, 00, 1

Now, reformatted for 4-bit transmission:

22, 88, 22, 88, 00, 66, 00, EE, 00, 1

PROGRAMMING THE CHARACTER GENERATOR RAM (EIGHT USER CREATED CUSTOM CHARACTERS)

The character generator (CG) RAM allows eight custom 5x8 characters or four custom 5x11 characters to be user created and programmed. Once programmed, the newly-created characters or symbols are accessed exactly as if they were in ROM. However, sin e RAM is a volatile memory, power must be continuously maintained. Otherwise, the programming format must be programmed into ...on-volatile external ROM and sent to the display following each display initialization. All dots of the character matrix may be programmed, including the cursor position, if desired.

The module's RAM is divided into two parts: data display and custom character generator (not to be confused with 192-character generator ROM). The CG portion of RAM is located between hex 40 and 7F, and is contiguous. Locations 40 thru 47 hold the first custom CG character, 48 thru 4F the second, 50 thru 57 the third and so forth to 78 thru 7F for the eighth custom CG character. If, during initialization, the display was programmed to automatically increment, then only the single initial address, 40, need be sent. Consecutive row data will automatically appear at 41, 42, etc. until the complete character is formed. All 8 custom CG characters can be programmed in 64 consecutive "writes" after sending the single initial address 40.

CG RAM is 8 bits wide, although only the right-most 5 bits are used for a custom CG character row. The left-most dot of the character row corresponds to D4 in the most significant nibble (XXXD4) of the data bus code with the remaining 4 clots in the row corresponding to the least significant nibble (D3 thru D0), D0 being the right-most clot. Thus, hex 1F equals all dots on and hex 00 equals all dots off. Other examples include hex 15 (HLHLH) equal to 3 dots on and hex 0A (LHLHL) equal to 2 dots on. In each case, the key 5 bits of the 8-bit code, program one row of a custom CG character. When all 7 or 8 rows are programmed, that character is complete. A graphic example is shown below.

RS		R/W	Data	Display	Description
0		0	40		addresses 1st row, 1st CG character
1	935	0	11	* 20. *	result of 11, 1st row
1		0	0A	* *	result of 0A, 2nd row
1		0	1F	****	result of 1F, 3rd row
1		0	04	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	result of 04, 4th row
1	1245	0	1F	****	result of 1F, 5th row
1	. 44 . 44	0	04	*	result of 04, 6th row
1		0	04	*	result of 04, 7th row
1		0	00		result of 00, 8th row (cursor position)
102					그 사이에는 그렇게 약을 하는 것이 되었다. 그 사이트 - 이 아이트로 되었다고 있는 사용하였다.
1		0	15	* * *	1st row, 2nd CG character.
					Note: addressing not now required,
			ad Grand Arkeyerina A		hex 48 is next in the sequence.
(KK. Liller et al.	ALTERNATION OF THE		and the second s		그 그 가는 이렇게 하는 것이 되었다면 되었다면 하는 것 같습니다.

CHARACTER FONT DATA CODES

UPPER 4-BIT HEXADECIMAL

					5 Jan 20	IPP	en 4	F-BI	l Hi	XA	DEC	IMA			·
		Higher 4-bit	0	2	3	4	5	6	7	Α	В	C.	D	E	F
	Lov	ver 4-bit 4-bit	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
	0	xxxx0000	CG RAM (1)					•••	****	:	*****	••••	***		
	1	xxxx0001	(2)	•	1 P 2			*****					: <u>.</u>		
	2	xxxx0010	(3)	!!					!-" -		•••		.::		
	3	xxxx0011	(4)			,,,,	****	****	****		:::	****			:::
*	4	xxxx0100	(5)	****		 :	****	3 86 5 8 6 8 7 8 8	i.,	•••	*****			1	
AAL	5	xxxx0101	(6)					1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		::			****		
HEXADECIMAL	6	xxxx0110	(7)		:: :::::	**************************************		***	!!	•		*****			
ILXA	7	xxxx0111	(8)	:	:			****			*****	:::	****		***
4-611	8	xxxx1000	(1)	•••						.:		••••			:::
OWEK 4	9	xxxx1001	(2)	.:					•	::::				•• •	
2 2	Α	xxxx1010	(3)		:1 ::						••••	: :			****
	В	xxxx1011	(4)	!	;;						•	*****	::	::	.:-
	С	xxxx1100	(5)	;:						:::	***	*****		:::-	::::
	D	xxxx1101	(6)	*****	*****				÷	***	••••	•••	:	::	
	Е	xxxx1110	(7)	11			•••			****	•		•••	1	
	F	xxxx1111	(8)		•	:	****	:;	-:	:::	•	****			



SOLUTIONS TO INTERFACE PROBLEMS

During the design and development phase of a new product, hardware or software problems between the host processor and the display module sometimes occur. These problems are usually the result of design errors or an improper understanding of the host a checklist of possible solutions.

Symptom:

- a) Display appears blank: check +5 V and GND at display; check 4, 5, 6 and 7 below.
- b) Displayed characters enter unreliably or at random: check 1, 2, 3, and 9 below.
- c) Same symptoms as (b) but system has multiple components tied to the data bus: check 8, 9 and 10 below.
- d) Descender type characters are "broken". Symptomatic of calling a descender on a two-line display. This cannot be done due to the spacing between lines.

Possible Solution:

- Transmitting too fast to the display: a) upon initialization allow 15 ms before sending data, b) after transmitting hexidecimal 01 or 02 allow 1.6 ms, c) after all other data allow at least 50 μs.
- 2. Not generating a positive going enable pulse at least 450 ns wide.
- 3. All data, RS and R/W signals are not stable for at least 500 ns before, and after, the falling edge of the enable pulse.
- 4. V₀ pin voltage level improper (see chart for applicable module).
- 5. Display misconnection: crossed, open or mis-terminated cable.
- 6. LCD input assumed to be configured as an IC. (This is not so.)
- 7. Failure to properly initialize the display.
- 8. Signal levels too low at the display. Insure that 2.4 V (H) appears.
- 9. Data bus contention. More than one external bus device selected.
- 10. All data bus components do not have TTL type outputs.

