Sequential logic implementation


- Implementation
 - random logic gates and FFs
 - programmable logic devices (PAL with FFs)
- Design procedure
 - state diagrams
 - state transition table
 - state assignment
 - next state functions

Winter 2005

CSE370 - VIII - Sequential Logic Technology


Implementation using PALs

- Programmable logic building block for sequential logic
 - macro-cell: FF + logic
 - D-FF
 - two-level logic capability like PAL (e.g., 8 product terms)




Winter 2005

CSE370 - VIII - Sequential Logic Technology




22V10 PAL Macro Cell


Sequential logic element + output/input selection



Winter 2005


CSE370 - VIII - Sequential Logic Technology





Light Game FSM

- Tug of War game
 - □ 7 LEDs, 2 push buttons (L, R)



Winter 2005

CSE370 - VIII - Sequential Logic Technology

7

Light Game FSM Verilog

```
module Light_Game (LEDS, LPB, RPB, CLK, RESET);
   input LPB ;
   input RPB ;
                                     combinational logic
   input CLK ;
                                   wire L, R;
   input RESET;
                                    assign L = ~left && LPB;
   output [6:0] LEDS ;
                                    assign R = ~right && RPB;
                                    assign LEDS = position;
   reg [6:0] position;
   reg left;
   reg right;
                                       sequential logic
   always @(posedge CLK)
        begin
              right <= RPB;
```

if (RESET) position <= 7'b0001000;</pre>

else if (L) position <= position << 1;
else if (R) position <= position >> 1;

endmodule

Winter 2005

end

CSE370 - VIII - Sequential Logic Technology

else if ((position == 7'b0000001) || (position == 7'b1000000)) ;

Example: traffic light controller

- A busy highway is intersected by a little used farmroad
- Detectors C sense the presence of cars waiting on the farmroad
 - u with no car on farmroad, light remain green in highway direction
 - if vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green
 - these stay green only as long as a farmroad car is detected but never longer than a set interval
 - when these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green
 - even if farmroad vehicles are waiting, highway gets at least a set interval as green
- Assume you have an interval timer that generates:
 - a short time pulse (TS) and
 - a long time pulse (TL),
 - □ in response to a set (ST) signal.
 - □ TS is to be used for timing yellow lights and TL for green lights


Winter 2005

CSE370 - VIII - Sequential Logic Technology

9

Example: traffic light controller (cont')

Highway/farm road intersection



Winter 2005

CSE370 - VIII - Sequential Logic Technology

Example: traffic light controller (cont')

Tabulation of inputs and outputs

 inputs
 description

 reset
 place FSM in initial state
 HG, HY, HR
 assert green/yellow/red highway lights

 C
 detect vehicle on the farm road
 FG, FY, FR
 assert green/yellow/red highway lights

 TS
 short time interval expired
 ST
 start timing a short or long interval

 TL
 long time interval expired

Tabulation of unique states – some light configurations imply others

state description
HG highway green (farm road red)
HY highway yellow (farm road red)
FG farm road green (highway red)
FY farm road yellow (highway red)


Winter 2005

CSE370 - VIII - Sequential Logic Technology

11

Example: traffic light controller (cont')

State diagram



Winter 2005

CSE370 - VIII - Sequential Logic Technology

Example: traffic light controller (cont')

- Generate state table with symbolic states
- Consider state assignments

output encoding – similar problem to state assignment (Green = 00, Yellow = 01, Red = 10)

Inputs			Present State	Next State	Outputs		
C .	TL	TS			ST	Н	F
0	_	-	HG	HG	0	Green	Red
-	0	-	HG	HG	0	Green	Red
1	1	-	HG	HY	1	Green	Red
_	_	0	HY	HY	0	Yellow	Red
-	-	1	HY	FG	1	Yellow	Red
1	0	-	FG	FG	0	Red	Green
0	_	_	FG	FY	1	Red	Green
-	1	-	FG	FY	1	Red	Green
-	-	0	FY	FY	0	Red	Yellow
-	-	1	FY	HG	1	Red	Yellow
			l I		l		

Winter 2005 CSE370 - VIII - Sequential Logic Technology

Logic for different state assignments

```
SA1

NS1 = C•TL'•PS1•PS0 + TS•PS1'•PS0 + TS•PS1•PS0' + C'•PS1•PS0 + TL•PS1•PS0

NS0 = C•TL•PS1'•PS0' + C•TL'•PS1•PS0 + PS1'•PS0

ST = C•TL•PS1'•PS0' + TS•PS1'•PS0 + TS•PS1•PS0' + C'•PS1•PS0 + TL•PS1•PS0

H1 = PS1

H0 = PS1'•PS0

F1 = PS1'

SA2

NS1 = C•TL•PS1' + TS'•PS1 + C'•PS1'•PS0

NS0 = TS•PS1•PS0' + PS1'•PS0

NS0 = TS•PS1•PS0' + PS1'•PS0

NS1 = C•TL•PS1' + TS'•PS1 + C'•PS1'•PS0
```

SA3

NS3 = C'•PS2 + TL•PS2 + TS'•PS3

NS1 = C•TL•PS0 + TS'•PS1

NS2 = TS•PS1 + C•TL'•PS2

NS0 = C'•PS0 + TL'•PS0 + TS•PS3

ST = C•TL•PS0 + TS•PS1 + C'•PS2 + TL•PS2 + TS•PS3 H1 = PS3 + PS2 F1 = PS1 + PS0 F0 = PS3

Winter 2005

CSE370 - VIII - Sequential Logic Technology

Sequential logic implementation summary

- Models for representing sequential circuits
 - finite state machines and their state diagrams
 - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
 - deriving state diagram
 - deriving state transition table
 - assigning codes to states
 - determining next state and output functions
 - implementing combinational logic
- Implementation technologies
 - random logic + FFs
 - □ PAL with FFs (programmable logic devices PLDs)

Winter 2005

CSE370 - VIII - Sequential Logic Technology