Introduction to Active-HDL

TUTORIAL #1 – CREATING AND SIMULATING SIMPLE SCHEMATICS

This tutorial will introduce the tools and techniques necessary to design a basic schematic. The goal of this tutorial is to familiarize you with Active-HDL and to help you complete your assignment. After finishing this tutorial you will know how to:

- Start Active-HDL.
- Add and remove files to and from a design.
- Place parts in a schematic design from the built-in library.
- Use wires in a schematic design.
- Run a basic simulation.
- Debug a schematic design.

Even though this tutorial will show you all you need to know to do basic designs and complete the assignment, you should experiment with Active-HDL on your own. You will find that there are many tools and options that have been left out of this tutorial for the sake of simplicity. By experimenting with these tools on your own, you will become more proficient with Active-HDL, and you may find different methods to achieve the same design goal that better suit your style.

Start Active-HDL

First, start Active-HDL by double-clicking the icon located on your desktop. If the icon is not present then go to Start and select "Active-HDL 5.2" under the Programs menu.

Create a new workspace

A workspace holds your designs, and each design may consist of many files (i.e. schematics, Verilog source code, etc). When you open Active-HDL, you will be presented with the Getting Started window. Once you have created other workspaces, they will appear in the field at the center of the Getting Started window. The "More..." button allows you to browse for existing workspaces.

1. Select the "Create new workspace" option. This opens the New Workspace window:

Getting	Started		? ×
	O Open existing workspace		
			More
×	c:\my_designs\cse370		
	● Create new workspace		
□ Alw	ays open last workspace		
		ОК	Cancel

- 2. Enter a **descriptive** name into the "Type the workspace name field.
- 3. Change the workspace directory by entering it in the "Select the location of the workspace folder" field, or use the "Browse" button to select the new directory (we recommend you use your student drive).
- 4. Select the "Add New Design to Workspace" check box if it is not already checked.
- 5. Your New Workspace window should look like Figure 2. If so, click the OK button, and continue.

New Workspace		×
	Specify basic information about the new workspace.	
	Type the workspace name:	
C C white	cse370_fall02	
A manute	Select the location of the workspace folder:	
A Company	Z:\my_designs	
- Mining	Browse Add New Design to Workspace OK Cance	



Create a design

After creating a workspace, the New Design Wizard walks you through creating a design. A design can consist of one or more Verilog modules, schematics, and other design files. A workspace, as mentioned earlier, can contain one or more designs. You can add more designs later by selecting File/New/Design in the menu bar. For now, we will add the first design to the workspace by following the steps provided on the following pages.

1. Click the "Create an empty design" radio button. Then click the Next button.





2. Find the "Block Diagram Configuration" field and select the "Default HDL Language" option. Leave the "Synthesis tool" field and the "Implementation tool" field blank since we will not be synthesizing yet. Your New Design Wizard window should look like Figure 4. If so, then click the Next button.

New Design Wizard	×
Specify additional information about to Synthesis tool: Implementation tool: Innore> Default Family: Block Diagram Configuration: Default HDL Language:	he new design.
< Back	Next > Cancel

Figure 4

3. In the "Type the design name" field, type a name for your new design. The name must contain only letters, numbers, and underscores ("_"), and cannot start with a number (i.e. 4bitadder is invalid, however four_bit_adder is valid). Use **descriptive** names that do not match file names, other design names, or workspace names.

4. By default, the design directory is under the workspace directory, and the name of the default working library of the design is the same as the design name. Leave these default values alone. Your window should now look like Figure 5.

New Design Wizard		×
	Specify basic information about the new design.	-
	rype the design name:	-
A Triving		
	Select the location of the design folder: Z:\mv_designs\cse370_fall02	
They	Browse	
-und	The name of the default working library of the design:	
Jahren	combo_logic	
- Branne J	The name specified here will be used as the file name for the library files and as the logical name of the library. You can change the logical name later on.	
	< Back Next > Cancel	



- * Warning: the directory path should <u>not</u> contain any spaces in it.
- 5. Double check your file name and location, then click the Next button.
- 6. Make sure that your design name is correct and the design directory is correct in the window that follows (not shown). If not, click the Back button to make any changes, or click the Finish button to create the design.

Add a Block Diagram (schematic) file

At this point your screen should look like Figure 6 (shown on the following page). The frame on the left is called the Design Browser and lists all of the components in your design. The frame on the bottom is the Console and is where status and error messages are printed. If these frames are not open, or if you have closed them by accident, you can open them by going to View in the menu bar. In the center of the screen is the main window where you will draw your schematics. When your design is first opened, the Design Flow Manager opens in this window. We won't be using this tool during this tutorial. At the top of this window is the Standard toolbar. Finally, notice the tab at the bottom left side of the main window. As you create schematics and other components in your design, you can use the tabs at the bottom of this window to make the corresponding file active in the main window.



Figure 6

1. Double-click the "Add New File" option in the Design Browser. This will open the Add New File window.

🔷 A	ctive	HDL 5.1	l (hom	ework1)	- D
<u>F</u> ile	<u>E</u> dit	Sea <u>r</u> ch	⊻iew	<u>D</u> esign	<u>S</u> i
De	sign	Brow	ser	•	×
Тор	-Level	selection		-]
Un	sorted				
-	B M	mework	1		
Ш.	_L <mark>á</mark> Ř	Add Ne	w File	5)	
41	📁 \խ	omework	1 libra	τ.	Ш
Ш.,					Ш
Ш.,					Ш
Ш.					Ш
Ш.					Ш
Ш.					Ш
Ш.,					Ш
Ш.,					Ш
Ш.,					Ш
	Files	/ 💱 Str	u) 🤁	Res	7

Figure 7

2. Click the Wizards tab in the Add New File window. Select the Block Diagram Wizard icon, and then click the OK button (Figure 8).





- 3. In the New Source File Wizard, make sure that the box is checked next to the "Add the generated file to the design" option. Click the Next button. Note: this window is not shown.
- 4. Select the "Verilog" option, and click the Next button (see Figure 9).

New Source File Wizard	- Language	X
	Choose the language that will be generated from the block diagram. This can be changed from the Block Diagram Editor if required. © EDIF © VHDL © Verilog k	
	< Back Next > Cancel	



5. In the "Type the name of the source file to create" field, enter the name of your schematic design. Use **descriptive** names. Do not us the same name that you named your design or workspace. Also, **do not use a different name for the module**; leave this field blank. Active-HDL will use the source files name for the module by default. Click the Next button. (See Figure 10)

New Source File Wizard	- Name	х
	Type the name of the source file to create: full_adder Browse You can use the Browse button to specify the file. Type the name of the module (optional): By default, the module name is the same as the file name	
	< Back Next > Cancel	

Figure 10

- 6. This window is where you add your input and output ports. You do not have to add any ports at this point in the design process; however, adding the ports now will save time. If you choose not to add any, click Finish and skip steps 7-9.
- 7. To add ports, click the "New" button. Choose whether you want an input or output port by clicking the desired radio button located under the "Port Direction" heading.
- 8. In the "Name" field, type the name of the port.
- 9. We will only be using 1-bit ports, so ignore the "Array Indexes" fields for now. Your screen should look like Figure 11. If so, then click the Finish button.



Figure 11

The wizard generates a schematic that is empty except for any ports you specified in the design process (see Figure 12). Notice this schematic file has been added to the design in the Design Browser on the left. Schematic files in Active-HDL are called Block Diagram

files and have an extension of ".bde". The question mark means the file has not been compiled yet, which we will get to later. Also, new toolbars have been added below the standard tool bar, which are used to edit block diagrams.



Figure 12

At some point, you may wish to detach files from your design, or delete them completely. You can do any of those tasks by simply right clicking the file in the Design Browser and selecting the "Remove" option from the pop-up menu. You will then be asked if you want to detach the file (remove it from the design without deleting it completely) or delete the file. Obviously there is a lot more that you can and may want to do to manage your files, but for now just get comfortable with these basic steps towards file management.

Place parts into your schematic design

Now you are ready to build your gate logic. The steps below will teach you how to add basic gates to your schematic and how to add single bit input and output terminals, in case you decided not to do so in the design wizard process, or you realized that you are missing some terminals (**Note**: this tutorial uses the icons in the toolbars and other shortcuts to access most of the tools in Active-HDL; however, all the commands accessed from the toolbars can be found in the menu as well). Additionally, you will need to know how to move and delete gates to clean up your design's appearance.

Figure 13 is the final version of the schematic you will be drawing. Your final design should look similar.



Figure 13

*Some of the components you use may differ in appearance from the components shown in this tutorial.

1. You are required to use the components located in the standard class library. **Do not use built-in symbols**. Therefore, you need to add the symbols for the components in the standard class library to the symbols toolbox using the Library Manager. Open the Library Manager by clicking the Library Manger icon in the toolbar.



Figure 14

- 2. Locate the cse370 library in the left frame of the main window, and right click it (Figure 15).
- 3. Select the "Add to Symbols Toolbox" option.

	Library	Vendor	Mode	Comment	Directory
L	🎁 new_lib_adders	;	R		z:\my_designs\
G	👯 ovi_uni5200 👘	XILINX	₽6	XILINX VERILOG LIBRARY	d:\aldec\vlib\0
G	🔷 ieee	IEEE	₽6	STANDARD IEEE PACKAGES LIBRARY	d:\aldec\VLIB\
G	CSP270	This Core	RZ	CSE 370 Library	d:\aldec\vlib\lit
G	🔹 alc 💵 Attach I	Library		LDEC LIBRARY WITH PROCEDURES FOR CALLING FS	d:\aldec\vlib\a
G	<u> ⊌</u> ex ∬ <u>C</u> reate I	Library		IBRARY CONTAINING PACKAGES WITH USEFUL FUNC	d:\aldec\VLIB\
G	EX ov	alabal library		ILINX VERILOG LIBRARY	d:\aldec\vlib\0
G				ILINX VERILOG LIBRARY	d:\aldec\vlib\0
G	Syr Add to 3	<u>Symbols I ool</u>	N	IBRARY CONTAINING PACKAGES WITH USEFUL FUNC	d:\aldec\VLIB\
G	🗧 sin 🛛 <u>H</u> enam	e	6	ost P&R timing simulation library for Xilinx designs (EDIF netli	d:\aldec\VLIB\
G	🗧 🖸 Compar	ct		ILINX VERILOG LIBRARY	d:\aldec\vlib\0
G	🗧 ov Empty			ILINX VERILOG LIBRARY	d:\aldec\vlib\0
G	👯 ov 族 Detach			ILINX VERILOG LIBRARY FOR COREGEN MODULES (4	d:\aldec\vlib\0
G	🛠 sp. 🗙 Delete		Delete	ilinx schematic library	d:\aldec\vlib\S
G	£ sp.			- iilinx schematic library	d:\aldec\vlib\S
G	🔷 sto 🛛 Read 🖸	Inly		tandard vhdl library	d:\aldec\VLIB\
G	🗶 🗙 🖉 Read 🛆	<u>//</u> rite		ilinx schematic library	d:\aldec\vlib\x
G	👯 virtex	XILINX	1%	Xilinx schematic library	d:\aldec\vlib\V
G	S synplify	SYNPLIC	₽6	LIBRARY FOR POST SYNTHESIS SIMULATION	d:\aldec\VLIB\
G	🎁 vI		₽6	Standard Verilog library	d:\aldec\vlib\v
G	🗶 xc4000x	XILINX	%-	Xilinx schematic library	d:\aldec\vlib\x
G	🗶 xc9500	XILINX	₽6	Xilinx schematic library	d:\aldec\vlib\x
					Þ
_					

Figure 15

- 4. Close the Library Manger by clicking its icon in the toolbar, or select File/Close.
- 5. Open the Symbols Toolbox by clicking the Symbols Toolbox icon in the toolbar (Figure 16).





- 6. Click the plus symbol to the left of the "cse370" option to expand the list. Scroll down the to find the desired part from the list, or type in the name of the part in the field at the top of the Symbols Toolbox to search the list.
- 7. Click on the parts name in the list and notice that its symbol appears at the bottom of the Symbols Toolbox.
- 8. Add the part to your schematic by dragging the symbol from the Symbols Toolbox into your design.





5. Active-HDL uses the standard Windows user-interface to select, move, and copy items in the schematic (i.e. drag, Ctrl-drag for copying multiple parts, Ctrl-z for undo, etc.). Figure 18 is an example of Ctrl-drag.



Figure 18

6. (Skip steps 6-8 if you added your terminals in the New Block Diagram Wizard) To add a terminal click the drop down arrow next to the Terminal icon in the toolbar (or click Diagram/Terminal in the menu bar). Click the "Input" or "Output" option in the expansion menu.





- 7. Click in the schematic where you want the terminal.
- 8. Notice that you can continue to click and add multiple terminals. To stop adding terminals, press the Esc key. **Note**: The Esc key is very useful to "get out" of just about any process (i.e. drawing wires, placing components, etc).

Moving gates and terminals is as easy as clicking and dragging the part to the new location. Additionally, the arrow keys are very useful for moving components precisely where you need them in the schematic. To delete parts, simply click the part to be deleted (when properly selected, the part will be outlined in a red box), and then press the Delete key.

In addition to moving and deleting gates, you may want to rotate and flip gates.

- Step 1: Select the part by clicking on it.
- Step 2: Then right click on the part.
- Step 3: In the pop-up menu, select the "Mirror" or "Rotate" options.

Using wires in Active-HDL

This part of the tutorial will show you how to make connections using wires, how to move the wires, how to name wires, and how to delete wires.

1. Click on the Wire icon in the toolbar (see Figure 20).

	X	,	82	6	10	$\mathbb{Q}_{\mathcal{A}}$	Q	ی ک	Q	Q Q	0.	%	Ðġ	22				٥	∕ ՂՂ ግ~]
Γ		b			2		ş		- 4		ę		ę	,	7	•	ą		9 Wire (w) inch
Г	1																• •		

Figure 20

- 2. Now click anywhere in the schematic and drag your mouse to the point in the schematic where you want the wire to end. Clicking on a port or terminal will connect an end of the wire to that port or terminal, clicking on another wire will create a junction, clicking on an empty space in the schematic will create an anchor or bend in the wire at that point, and double-clicking an empty space in the schematic will create an end to the wire at that point.
- 3. When you are done placing wires, go back to select mode by pressing the Esc key or clicking the Select Mode button in the toolbar.

Removing wires:

1. Select the wire by clicking on it (the selected wire will turn red).



2. Press the Delete key.

Moving wires:

- 1. Click and drag on the wire or part of the wire to be moved.
- 2. Drag your mouse to the new location and release the button.

Naming wires:

- 1. Double-click the wire segment you wish to label. This opens the Wire Properties window.
- 2. In the "Segment" field under the General tab, type the name.

Wire Properties		? ×
General View T	exts Comment Appearance	
Wire		_
Net name:	NET45	
Segment:	Sum	
Declaration		
Type name:	wire	•
Delay:		
	OK Ca	incel

Figure 22

3. Click OK.

Connections to terminals can be made "by wire" or "by name". By wire connections connect terminals by a wire. If a wire and a terminal have the same name, they are connected by name. Lots of wires can be confusing and named connections are used to make easy to read schematics. Figure 23 is an example of both methods. Also, the final schematic version of the full adder presented earlier (Figure 13) shows how to create an easy to read schematic using connections by name.



Figure 23

* Complete your schematic so it looks like Figure 13.

Checking, saving, and compiling your design

At this point you should have a schematic with gates and terminals connected using wires. However, your file in the Design Browser is still preceded by a question mark. Before you can run simulations you need to compile your design, at which point the question mark will become a green check mark if all is well, or a red "x" if there are errors.

- 1. Always save your files first. To do this, click the Save icon in the toolbar, or press Ctrl-S with the file's tab active in the main window. Remember to save early and often throughout the design process.
- 2. Active-HDL provides a "Check Diagram" tool. This tool will verify that the components are connected properly by printing the results into the Design Rule Check report (DRC). To open this report, go to the Console and double-click the line that states, "Double click on this line to view the log" (see Figure 26 in the DRC section). The DRC report is explained later in this tutorial. Always use the "Check Diagram" tool prior to compiling by clicking the Diagram/Check Diagram option in the menu bar (see Figure 24).



Figure 24

3. After you have checked your diagram and resolved any errors or warnings, click the Compile icon in the Standard toolbar. See the DRC Report (immediately

following this section) and the debugging section, which follows the Simulation section, for examples on how to locate and debug errors in your design. The Console window will display the results of the compilation. When compiling a schematic, the console will generally compile successfully even if there are gates and/or terminals that are not connected (in some cases, warnings will be issued for unconnected ports). Therefore, just because a schematic compiles does not mean that it will do what you intended it to do during simulations. This is the reason you need to check your diagram prior to compiling. Figure 25 shows a successful compilation even though there are terminals and ports unconnected.

♦ Active HDL 5.2 (combo_logic) - Z:\my_designs\	cse370	_fall02\c	:omb	bo_logic\src\fu	ll_adde	er.bde								_ 🗆 ×
<u>File E</u> dit Search <u>V</u> iew <u>D</u> esign <u>S</u> imulation Diagram	<u>T</u> ools	<u>W</u> indow	<u>H</u> e											↔ ≫ ×
│ ⊘ - 2 8 👷 🕺 🖏 🏹 🖳 🔎 🖩 🝏	v 9	9	9	🖌 🔶 🖗	×	b 100 r	ns 🕂 📢	$\trianglelefteq \Vdash$	¶≣ (;	≡⊊≡	No	simulation		
Design Browser		, 🖻 🛍	•) 🔍 🤆	2 @ @) 🖪 👌	• • •	ş îį	£		D	Ղ <mark>Ղ</mark>	רי ד
Top-Level selection		1	1	Q · 1 ·	2 ·	3 · 4	· Ş	· Ģ ·	7 1	ę ,	9 · 1	i i	· 12	inch
Unsorted	α.													🔺
Workspace 'cse370_fall02': 1 design(s)	 -	• • •	• •		₽ ►		(·	L · ·			-Dco	- · ·		· · ·
Add New File	<i>.</i>						57							
€ D √ full_adder.bde	4.	· · · ·			· · ·		≺a a a ≺	· · ·	· · ·				· · ·	
E f combo_logic library					. <u>"</u>									
	ю.		1				┝┛╘┨	<u> </u>	.				· · ·	
		• • •	• •		· 8	R I	┍┥└─							· · · <u>·</u>
	φ. -		11		<u> </u>		<u>i Li</u>	. (C) MLEDC., Inc.	inte d		DEC		· · ·	· · · · *
	N -1		• •					llenderson, h.b.	(607) no 0	nalga fullicada	an Cangangr		• • •	· · · ¥
		•		V V R	7 II	Α.	8 - <i>1</i>	• •						
Files / Structure) 🕞 Resources /		design f	L low	full adder	r o hde	<u> </u>	× - <u>-</u>		<u> </u>	<u> </u>				
		designi	1011											
• # Top modules: full_adder.	nings	inal	nei	io time • 1	[#])								
• #done	ninga		.yaı	15 CILLE . 1	[5].)								
SC >														•
8 💂 Console /														
Compiles selected file													Pag	e 1/1 //

Figure 25

DRC Report

When you run the check diagram tool, a DRC report file is created. Open this file by going to the DRC line in the Console and double-click the appropriate line (see Figure 26). This file will list any errors or warnings your design might contain, such as unconnected ports, mislabeled wires and/or terminals, and other connection related errors/warnings. Each error/warning in the report is a hyperlink that will take you to the problematic component in your design. Figure 26 shows an example of a DRC report file for a schematic with an error and some warnings.





Simulating a design

To ensure that your design functions as you intend, you need to simulate it. This portion of the tutorial will show you how to set the top-level, how to open a waveform, how to add signals to a waveform, and how to use "stimulators".

Important: close all open waveforms from previous simulations, if any, prior to running a new simulation.

1. Before you can simulate a design, you must set the top-level. Since designs can be composed of multiple files or layers, we need to tell Active-HDL which file is our top-level. After you compiled your block diagram file, two files were created: a Verilog file, and a module. Expand your block diagram file list by clicking the plus symbol next to the file name in the Design browser. Continue to expand the list until you see the module, which is proceeded by an "M" icon.

Note: the following design entities are valid choices when setting the top-level: a configuration ["C" icon], a module ["M" icon], or an EDIF cell ["D" icon].

- 2. Right click the module.
- 4. Select the "Set as Top-Level" option. If you do not set the top-level, Active-HDL will "ask" you to do so when you attempt to initialize a simulation.



Figure 27

5. Select "Initialize Simulation" under Simulation in the menu bar.

Sim	ulation									
	Initialize Simulation 📐									
	Initialize Post Simulation Debug									
	End Simulation									
	Restart Simulation									
•	<u>R</u> un	Alt+F5								
ÞI	R <u>u</u> n Until									
E	Ru <u>n</u> For	F5								
⊴	Move <u>B</u> ackward									
₽	\underline{G} o to current simulation time									
	<u>S</u> top									
φ _Ξ	<u>T</u> race Into	F7								
Ç≡	Tr <u>a</u> ce Over	F8								
⊊≡	Tra <u>c</u> e Out	F10								
	E <u>d</u> it Breakpoints									
	Clear All Breakpoints									
٩	Toggle <u>B</u> reakpoint	F9								

Figure 28

After selecting "Initialize Simulation", notice in Figure 29 that the Structures tab is opened in the Design Browser.



Figure 29

6. Click the New Waveform icon in the Standard toolbar.

Ele Edit Search Yew Design Simulation	Wayeform Iools Window Help	⇔ × ×
Design Bro 🔺 🛛 🐻 🕶 🖬	🕵 🏚 🕲 🐺 📕 🖉 🔛 🖓 🖓 🖓 😓 🖉 😓 🛏 🛓 100 m 🗄	4 ⊴ °
🔲 ful_edder 💽 🛛 🖉 🕅	New Waveform I- 山 Q Q Q Q M M M 活 成 に ゴ 約 # 人 3	6 96 M

Figure 30

7. Click the file name in the top window in the Design Browser under the Structures tab. Notice in Figure 31 how the signals and wires (Nets) appear in the bottom window of the Design Browser.

		252 584			1 1 1	10	4 1	100 1	1 2 1	10 mt 🚍	44 =	
Tul_addet 💌	A. 31 MT	47 C+ 1	Q +4	1. 0	999	c 90 -	Ca 14 -	11	14 11	\$ 5	6.14	15
in: 40: Full adden	Natur -	1'sha		0.01	10	1 1	8 - 1	12 -	1 300		396	10
				-						[*]-	*]0]+	2

Figure 31

8. Add the signals to the waveform by dragging the signals one by one into the left side of the waveform. A faster method of adding signals to the waveform is to select the signals using the Shift or Ctrl keys. Now you may drag them as described above into the waveform. You can also right-click on a selected signal, and click the Add to waveform option in the pop-up menu as shown in Figure 32.



- Figure 32
- 9. To simulate a design, we have to provide values for the input signals. Active-HDL provides Stimulators to drive input signals in a waveform. In the left half of the waveform window, right click on the input signal you wish to stimulate.

Name	Value	Stinu.	0.0	1-1	90 -	1.	100	1	- 15	0	1	200	1	250	1	300	ı	250	1	400	1	450	1	500	1	551	1	pe
► А.	z		-																									×
• 8	z																											
► CI	2																											
• S	×																											
• 00	×																											

Figure 33

10. Click the "Stimulators" option in the pop-up menu.





11. The Stimulators window will pop up with the Signals tab active. The large arrow points to a list of stimulators, and your signal is shown on the left side of the window in the signals field. The "Type" list shows the different stimulator options: choose the "Clock" option. See "Using Stimulators" at the end of this tutorial to learn about some of the other options.

ML Stimulators			? ×
Signals Hotkeys Predefined			
Signals: Name Type	Type: Clock f(t) Formula	Select signals and stimulator type	
Display paths	010 110 Valu	Apply Strength:	
			Ciose

Figure 35

12. With the Stimulators window still opened, you can set additional signals by clicking the signals in the left side of the waveform. Once you have added all three input signals (i.e. A, B, and CI), choose a clock period of 10 ns for A by entering the time in second box from the left at the top of the window (see Figure 36). Click the Apply button.

M. Stimulators		? 🗙
Signals Hotkeys Predefined		,
Signals: Name Type B A CI	Type: Clock f(t) Formula	Forces a clock pulse of a specific frequency and duty cycle
Display paths	010 110 Valur	Apply Strength: Override 💌
		Close



- 13. Select clocks with periods of 20 ns, and 40 ns for the other inputs.
- 14. When you are finished applying your stimulators, click the Close button.

At this point, you are ready to run the simulation using the waveform and stimulators.

1. The "Run For" field located in the Standard toolbar controls how long to run the simulation. You may change this by using the up and down arrows to the right of the field, or you may type in a time. **Warning:** Do not press the Delete key in this field, as it may delete components in the schematic; however, you may use the Backspace key safely in this field.

🖥 🕶 🚔 📙	%	1011 001	r 🕅 🔊 📃 🔎	11 😰 🤇	2 🖬	\otimes	\$ *	ی چ	×	Ł	100 ns 🕂 🗶	⊴≫
				F	igure	37						

2. Click the Run For button in the Standard toolbar

Figure 38

3. To restart the simulation, click the Restart button in the Standard toolbar.

•

Figure 39

Note: if you make changes to the waveform by changing stimulators or adding/removing signals, you need to restart the simulation. Similarly, any changes in the file means the file needs to be saved and recompiled prior to restarting the simulation. To end a simulation, simply click Simulation/End Simulation in the menu bar.

Figure 40 is an example of a simulation using the steps provided in this tutorial.

Name	Value	Stimu	н ÷	Ş۰	ı.	1 <u>0</u>	Т	15	Т	2,0	ı.	2,5	Т	3 0	Т	3,5	Т	40	40 ns 5
►A	0	Clock		Γ		L													
► B	0	Clock																	
► CI	0	Clock																	
• S	1						U										Γ		
- CO	1										L		Γ						

Figure 40	Figure	40
-----------	--------	----

Now that you have ran a simulation and created a waveform, you should save that waveform. With the waveform tab active, press Ctrl-s to save, or right-click the tab and select save. Remember to use descriptive names. A good naming convention is <design name>_wv. This is the naming convention that will be used in the next assignment. For example, the waveform below would be saved as full_adder_wv.



Figure 41

You may have several waveforms for the same design. This is very useful in comparing different signal values and methods of driving the input signals. However, you should **close all waveforms** when you are done to avoid confusing signals when simulating other designs. You should experiment with the different methods available and save the results in separate waveforms for comparison; however, this is optional.

Debugging a design

We will walk through a simple, yet common, scenario with a schematic that contains errors and warnings. Some of these problems can be pinpointed and solved by simply running a check diagram and reviewing the DRC. However, the DRC cannot find and report your logic errors. What do you do if you have checked your design, compiled successfully, and when you run your simulation, your results are flawed? The techniques below will show you how to use the tools provided by Active-HDL to trouble-shoot your design, and fix some of the most common mistakes. We used Figure 42 in the following steps to demonstrate the debugging process.



Figure 42

*This schematic was designed using parts from the Built-in library. Therefore, there are no gate delays.

1. First, we saved, and checked our design. When checking the schematic shown in Figure 42, Active-HDL generated the DRC report shown below.

DRC Report File - full_adder.bde

Created on Fri Sep 13 09:03:23 2002

Checking file 'z:\my_designs\cse370_fall02\combo_logic\src\full_adder.bde'. File loaded in 0 seconds. <u>Unconnected input pins in 'U4'.</u> <u>Net 'C' is without source.</u> <u>Net 'NET94' is without load.</u> File checked in 0 seconds. full_adder.bde - 0 error(s), 3 warning(s)

Figure 43

- 2. Clicking on the first line took us to the broken connection on the 3-input OR gate. The part in question was highlighted in a red box (not shown here). Therefore, we simply reestablished the connection by dragging the hanging wire to the 3-input OR gate port (shown fixed in Figure 44).
- 3. The second warning showed that net 'C' was without a source. Again, we clicked this hyperlink, and it took us to our schematic and highlighted the wire named 'C' in red (see Figure 44). The connection looked fine, but notice that we have no terminals by the name of 'C'. The terminal we wanted to connect from was 'CI'. This kind of mistake is common when using naming connections, and Active-HDL is good at alerting us to this mistake.





4. After we had corrected the first two warnings, we clicked on the third. This hyperlink took us to our schematic and highlighted the segment that was broken

earlier, but we had already fixed it in the second step. This could have meant there was another problem with this segment, or the problem was that this broken connection had raised two errors involving the two gates. At this point, we saved the file, and ran the check diagram tool again. Figure 45 shows the results of this DRC report, and according to Active-HDL all was well.

DRC Report File - full_adder.bde

Created on Fri Sep 13 09:27:48 2002

Checking file 'z:\my_designs\cse370_fall02\combo_logic\src\full_adder.bde'. File loaded in 1 seconds. File checked in 0 seconds. full_adder.bde - 0 error(s), 0 warning(s)

Figure 45

5. Now we compiled the design, and it compiled successfully. Therefore, we initialized a simulation, added the signals to a waveform, provided clock stimulators for the signals, and simulated the design. Figure 46 shows the results of this simulation. When comparing the waveform to the expected results (we used a truth table), everything looked fine until we got to the 10 to 15 ns period. The sum should have been 1 and the carryout should have been 0, but both were 1. This showed us that there was a logic error.





- 6. With the simulation still initialized, we went back to our schematic design by clicking the design's tab in the main window.
- 7. Then, we restarted the simulation. Since we were using clocks of 10 ns, 20 ns, and 40 ns, we knew that the first problem arose at 10 ns. Therefore, we entered 10 ns in the "Run For" field in the toolbar, and ran the simulation with the schematic open.
- 8. The sum waveform showed that the sum was correct. Therefore, we focused on the carryout logic. When running a simulation, there are boxes next to each input and output signal in the schematic that display their values throughout the simulation. A green box means the signal is low (0), a red box means the signal is high (1), a yellow box (z) means the signal is unconnected, and a blue box (x) means the signal is unknown. We noticed that after running the simulation for 10 ns that the box next to the carryout output terminal was red (see Figure 47 on the next page). Using the mouse-over feature, we traced the signal from the carryout terminal all the way back to the input signals.

9. Since the carryout is determined by the 3-input OR gate, we knew that the outputs of each of the AND gates and the OR gate should have been 0. As we mouse over each of the outputs, we notice a 1 at the output of the OR gate.



Figure 47

- 10. Next, we needed to verify that the inputs were correct. By rolling the mouse over the two inputs to the OR gate, we verified that the inputs were indeed correct. Since the signal 'B' was a 1 and the signal 'C' was a 0, the only way that we could have produced a 0 for the output was with an AND gate. Therefore, our logic was flawed and we needed to change this OR gate to an AND gate. As you can see, logic errors like this one are undetectable by Active-HDL, and you will need to use this technique or techniques of your own to pinpoint these errors.
- 11. We replaced the part by right-clicking it, and selecting the "Replace Symbol" option and selected a 2-input AND gate from the pop-up menu. Then we connected the symbol, saved the file, ran check diagram, and compiled it while making sure to fix any new bugs we may have created while fixing the old bugs.

This is a simplified example of what you may encounter in your design process. However, the techniques described above can be applied in the same way to larger, more complicated designs. You need to know how to debug your designs using a simulation as well as the DRC report. Even if you do not run into any problems with this assignment, you may need to use these techniques in the more complex upcoming assignments.

Using Stimulators

This section will describe two of the available stimulators that you may use in your simulations other than the Clock option you used above.

Value:

The value option allows you to set a value of a signal to 1, 0, z (high impedance), or x (unkown). For this tutorial choose either 1 or 0 by following the steps below.

- 1. With the Stimulators window open and a signal selected, click the "Value" option in the list.
- 2. Select the desired value from the "Force value" field (see Figure 48 on the next page).

NI Stimulators		? ×
Signals Hotkeys Predefined		
Signals: Name Type	Type:	Forces a constant value
	f(t)	Force value:
Display paths	Pormula 010 110 Valu	Apply Strength: Override
		Close

Figure 48

3. Click Apply, and repeat the steps above for other signals. When you are finished, click the Close button.

Formula:

- 1. With the Stimulators window open and a signal selected, click the "Formula" option in the list.
- 2. In the "Enter formula" field, enter the value (1 or 0) followed by a space and the time at which to assert this value. For example, the following formula will cause a signal to start out at 1, then change to 0 at 10 us and back to 1 at 20 us: 1 0 us, 0 10 us, 1 20 us (see Figure 49).

ML Stimulators		? ×
Signals Hotkeys Predefined		
Signals:	Туре:	Forces a waveform defined by a textual formula.
Name Type		value: time offset: 0 ns
	Clock	
	f(t)	repeat above sequence every:
	Formula	Enter formula: Accept
Display paths	010 110	0 0 us, 1 10 us, 20 us Active-CAD format.
i Display paris	Valu	Apply Strength: Override
		Close

- Figure 49
- 3. Alternatively, you can let Active-HDL create the formula for you by entering the desired value and time offset in the fields provided. You are allowed three sets of these values, then you can choose to repeat the sequence by entering a time in the "repeat above sequence every" field. Once you have set your formula click the Apply button.
- 3. To set formulas for more signals simply add the signals and repeat the above steps. When you are finished, click the Close button.

Concluding Remarks

This completes the first tutorial for Active-HDL. Remember that this tutorial has only scratched the surface of the capabilities of this program. We strongly recommend you practice using the techniques described within this tutorial while experimenting with and exploring other methods and techniques that Active-HDL offers. You may want to try the Verilog tutorial that comes with Active-HDL as well. Don't be discouraged if you do not understand what all of the tools are used for or the concepts the tutorial covers that have not yet been covered in class. By spending time with this tool and experimenting, you will save time by being better prepared for the more complicated upcoming assignments.