

Overview

- ◆ Last lecture
 - PLDs
 - ROMs
 - Tristates
 - Design examples
- ◆ Today
 - Adders
 - ↳ Ripple-carry
 - ↳ Carry-lookahead
 - ↳ Carry-select
 - The conclusion of combinational logic!!!

CSE370, Lecture 11

1

Arithmetic circuits

- ◆ General-purpose building blocks
 - Critical components in processor datapaths
 - ↳ Adders
 - ↳ Multipliers (integer, floating-point)
 - ↳ ALUs
 - Perform most computer instructions
 - Time \leftrightarrow space tradeoff
 - ↳ Fast circuits usually require more logic



CSE370, Lecture 11

2

Binary half adder

- ◆ 1-bit half adder
 - Computes sum, carry-out
 - ↳ No carry-in
 - ↳ Sum = $A'B + AB' = A \oplus B$
 - Cout = AB

A	B	S	C _{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




CSE370, Lecture 11

3

Binary full adder

- ◆ 1-bit full adder
 - Computes sum, carry-out
 - ↳ Carry-in allows cascaded adders
 - Sum = Cin xor A xor B
 - Cout = ACin + BCin + AB

A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




CSE370, Lecture 11

4

Full adder: Alternative implementation

- ◆ Multilevel logic
 - Slower
 - Less gates
 - ↳ 2 XORs, 2 ANDs, 1 OR


$$\begin{aligned} \text{Sum} &= (A \oplus B) \oplus \text{Cin} \\ \text{Cout} &= ACin + BCin + AB \\ &= (A \oplus B)\text{Cin} + AB \end{aligned}$$



CSE370, Lecture 11


5

2-bit ripple-carry adder




CSE370, Lecture 11

6




Problem: Ripple-carry delay

- Carry propagation limits adder speed




8




9

One solution: Carry lookahead logic

- Compute all the carries in parallel
 - Derive carries from the data inputs
 - Not from intermediate carries
 - Use two-level logic
 - Compute all sums in parallel
- Cascade simple adders to make large adders
- Speed improvement
 - 16-bit ripple-carry: ~32 gate delays
 - 16-bit carry-lookahead: ~8 gate delays
- Issues
 - Complex combinational logic



10



11

Carry-lookahead logic

- Carry **generate**: $G_i = A_i B_i$
 - Generate carry when $A = B = 1$
- Carry **propagate**: $P_i = A_i \text{ xor } B_i$
 - Propagate carry-in to carry-out when $(A \text{ xor } B) = 1$
- Sum and Cout in terms of generate/propagate:
 - $S_i = A_i \text{ xor } B_i \text{ xor } C_i = P_i \text{ xor } C_i$
 - $C_{i+1} = A_i B_i + C_i (A_i \text{ xor } B_i) = G_i + C_i P_i$

CSE370, Lecture 11

12

Carry-lookahead logic (cont'd)

- Re-express the carry logic in terms of G and P

$$\begin{aligned}C_1 &= G_0 + P_0 C_0 \\C_2 &= G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0 \\C_3 &= G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \\C_4 &= G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0\end{aligned}$$


- Implement each carry equation with two-level logic

- Derive intermediate results directly from inputs
 - Rather than from carries
- Allows "sum" computations to proceed in parallel

CSE370, Lecture 11

13

Implementing the carry-lookahead logic




CSE370, Lecture 11

14

Cascaded carry-lookahead adder

- 4 four-bit adders with internal carry lookahead
 - Second level lookahead extends adder to 16 bits




CSE370, Lecture 11

15

Another solution: Carry-select adder

- Redundant hardware speeds carry calculation
 - Compute two high-order sums while waiting for carry-in (C4)
 - Select correct high-order sum after receiving C4



CSE370, Lecture 11

16

We've finished combinational logic...

- What you should know
 - Twos complement arithmetic
 - Truth tables
 - Basic logic gates
 - Schematic diagrams
 - Timing diagrams
 - Minterm and maxterm expansions (canonical, minimized)
 - de Morgan's theorem
 - AND/OR to NAND/NOR logic conversion
 - K-maps, logic minimization, don't cares
 - Multiplexers/demultiplexers
 - PLAs/PALs
 - ROMs
 - Adders

CSE370, Lecture 11

17