Given the state diagram below, synthesize a sequential logic circuit that exhibits the behavior specified. Call the input A and the single output Z. Also, show pseudo-Verilog code (clearly identifying any assign or always blocks) that specifies the same behavior. Implement the state transitions using an always block and the output using an assign statement.