#### Sequential logic examples

- Finite state machine concept
  - I FSMs are the decision making logic of digital designs
  - I partitioning designs into datapath and control elements
- I when inputs are sampled and outputs asserted
- Basic design approach: a 4-step design process
- Implementation examples and case studies
  - I finite-string pattern recognizer
  - complex counter
  - I traffic light controller
  - door combination lock

# General FSM design procedure

- (1) Determine inputs and outputs
- (2) Determine possible states of machine
  - - state minimization
- (3) Encode states and outputs into a binary code
  - state assignment or state encoding
  - – output encoding
  - I possibly input encoding (if under our control)
- (4) Realize logic to implement functions for states and outputs

  - combinational logic implementation and optimization
     choices made in steps 2 and 3 can have large effect on resulting logic


## Finite string pattern recognizer (step 1)

- Finite string pattern recognizer
- I one input (X) and one output (Z)
- I output is asserted whenever the input sequence ...010... has been observed, as long as the sequence 100 has never been seen
- Step 1: understanding the problem statement
  - sample input/output behavior:
    - X: 00101010010... Z: 000101010000...
    - 11011010010...

CSE 370 - Winter 2000 - Sequential Logic Examples - 3

## Finite string pattern recognizer (step 2)


- Step 2: draw state diagram
  - I for the strings that must be recognized, i.e., 010 and 100
  - I a Moore implementation



CSE 370 - Winter 2000 - Sequential Logic Example


# Finite string pattern recognizer (step 2, cont'd)

- $\blacksquare$  Exit conditions from state S3: have recognized ... 010
  - I if next input is 0 then have ... 0100 = ... 100 (state S6)
    I if next input is 1 then have ... 0101 = ... 01 (state S2)
- Exit conditions from S1: recognizes
  - strings of form ...0 (no 1 seen) ■ loop back to S1 if input is 0
- Exit conditions from S4: recognizes
  - strings of form ...1 (no 0 seen) ■ loop back to S4 if input is 1



# Finite string pattern recognizer (step 2, cont'd)

- S2 and S5 still have incomplete transitions
  - S2 = ... 01; If next input is 1, then string could be prefix of (01)1(00) S4 handles just this case
  - S5 = ... 10; If next input is 1, then string could be prefix of (10)1(0) S2 handles just this case
- Reuse states as much as possible
  - I look for same meaning
  - I state minimization leads to smaller number of bits to represent states
- Once all states have a complete set of transitions we have a final state diagram



#### Finite string pattern recognizer (step 3)

■ Verilog description including state assignment (or state encoding)

```
module string (clk, X, rst, Q0, Q1, Q2, Z);
input clk, X, rst;
output Q0, Q1, Q2, Z;
                                                                                                                                                                                                                                             always @(posedge clk) begin
if rst state = 'S0;
else
case (state)
                                                                                                                                                                                                                                                                 case (state)
'80. if (X) state - '84 else state - '81;
'81. if (X) state - '82 else state - '81;
'82. if (X) state - '94 else state - '81;
'83. if (X) state - '94 else state - '86;
'84. if (X) state - '94 else state - '86;
'85. '16. if (X) state - '92 else state - '86;
'85. if (X) state - '92 else state - '86;
'66. state - '86;
default: begin
'sdisplay ('viwalid state reached');
state - 'boxx;
endemme
reg state[0:2];
'define 80 = [0,0,0]; //reset state
'define 81 = [0,0,1]; //strings ending in ...0
'define 82 = [0,1,0]; //strings ending in ...01
'define 83 = [0,1,1]; //strings ending in ...01
'define 84 = [1,0,0]; //strings ending in ...10
'define 85 = [1,0,1]; //strings ending in ...10
'define 86 = [1,0,0]; //strings ending in ...10
                                                                                                                                      CSE 370 - Winter 2000 - Seq
```

#### Finite string pattern recognizer

- - I understanding problem
    - I write down sample inputs and outputs to understand specification
  - derive a state diagram
    - I write down sequences of states and transitions for sequences to be recognized
  - I minimize number of states
    - I add missing transitions; reuse states as much as possible
  - I state assignment or encoding
    - I encode states with unique patterns
  - simulate realization
    - I verify I/O behavior of your state diagram to ensure it matches specification

CSE 370 - Winter 2000 - Sequential Logic Examples

## **Complex counter**

- A synchronous 3-bit counter has a mode control M
  - $\blacksquare$  when M = 0, the counter counts up in the binary sequence
  - I when M = 1, the counter advances through the Gray code sequence

binary: 000, 001, 010, 011, 100, 101, 110, 111 Gray: 000, 001, 011, 010, 110, 111, 101, 100


■ Valid I/O behavior (partial)

Mode Input M	Current State	Next State
0	000	001
0	001	010
1	010	110
1	110	111
1	111	101
0	101	110
0	110	111

CSE 370 - Winter 2000 - Sequential Logic Examples - 9

# Complex counter (state diagram)

- Deriving state diagram
  - I one state for each output combination
  - I add appropriate arcs for the mode control



CSE 370 - Winter 2000 - Sequential Logic Examples - 10


# Complex counter (state encoding)


■ Verilog description including state encoding

```
always @(posedge clk) begin
if rst state = 'S0;
else
case (state)
      dule string (clk, M, rst, Z0, Z1, Z2);
 input clk, X, rst;
output Z0, Z1, Z2;
reg state[0.2];

'define S0 - [0,0,0];
'define S1 - [0,0,1];
'define S2 - [0,1,0];
'define S3 - [0,1,1];
'define S4 - [1,0,0];
'define S5 - [1,0,1];
'define S6 - [1,1,0];
'define S7 - [1,1,1];
                                                                                                    endcase
                                                                                         end
                                                                                         endmodule
                                               CSE 370 - Winter 2000 - Sequential Logic Examples - 11
```

#### Traffic light controller as two communicating FSMs ■ Without separate timer ■ S0 would require 7 states ■ S1 would require 3 states (S1) ■ S2 would require 7 states TS/ST ■ S3 would require 3 states ■ S1 and S3 have simple transformation (S1c) I S0 and S2 would require many more arcs \_/ST I C could change in any of seven states ■ By factoring out timer I greatly reduce number of states traffic light I 4 instead of 20 cont roller I counter only requires seven or eight states TS TL I 12 total instead of 20 timer CSE 370 - Winter 2000 - Sequential Logic Examp





## Digital combinational lock

- Door combination lock:
  - I punch in 3 values in sequence and the door opens; if there is an error
    - lock must be reset; once the door opens the lock must be reset
  - I inputs: sequence of input values, reset
  - outputs: door open/close
  - I memory: must remember combination or always have it available
  - I open questions: how do you set the internal combination?
    - I stored in registers (how loaded?)
    - I hardwired via switches set by user


CSE 370 - Winter 2000 - Sequential Logic Examples - 15

## Implementation in software

```
integer combination_lock ( ) {
    integer v1, v2, v3;
integer error = 0;
static integer c[3] = 3, 4, 2;
     while (!new_value( ));
    v1 = read_value();
if (v1 != c[1]) then error = 1;
     while (!new_value( ));
    v2 = read_value();
if (v2 != c[2]) then error = 1;
     while (!new value( ));
     v3 = read_value();
if (v2 != c[3]) then error = 1;
     if (error == 1) then return(0); else return(1);
                       CSE 370 - Winter 2000 - Sequential Logic Examples - 16
```

# **Determining details of the specification**


- How many bits per input value?
- How many values in sequence?
- How do we know a new input value is entered?
- What are the states and state transitions of the system?





CSE 370 - Winter 2000 - Sequential Logic Examples - 17


# Digital combination lock state diagram


- States: 5 states
  - represent point in execution of machine
  - I each state has outputs
- Transitions: 6 from state to state, 5 self transitions, 1 global
  - I changes of state occur when clock says its ok
- based on value of inputs
- Inputs: reset, new, results of comparisons
- Output: open/closed


















## Tri-state and multiplexing


- When using tri-state logic
  - I (1) make sure never more than one "driver" for a wire at any one time (pulling high and low at the same time can severely damage circuits)
  - (2) make sure to only use value on wire when its being driven (using a floating value may cause failures)
- Using tri-state gates to implement an economical multiplexer



## Open-collector gates and wired-AND


- Open collector: a not her way to connect gate outputs to the same wire
  - I gate only has the ability to pull its output low
  - I it cannot actively drive the wire high (default pulled high through resistor)
- Wired-AND can be implemented with open collector logic
  - I if A and B are "1", output is actively pulled low
    I if C and D are "1", output is actively pulled low

  - if one gate output is low and the other high, then low wins
     if both gate outputs are "1", the wire value "floats", pulled high by resistor
    - I low to high transition usually slower than it would have been with a gate pulling high
  - I hence, the two NAND functions are ANDed together



## Digital combination lock (new data-path)

- Decrease number of inputs
- Remove 3 code digits as inputs
  - I use code registers
  - I make them loadable from value
  - need 3 load signal inputs (net gain in input (4\*3)–3=9)



CSE 370 - Winter 2000 - Sequential Logic Examples

## **Section summary**

- FSM design
  - I understanding the problem
  - I generating state diagram
  - implementation using synthesis tools
  - $\hbox{\bf I} \quad \text{iteration on design/specification to improve qualities of mapping} \quad$
  - I communicating state machines
- Four case studies
  - I understand I/O behavior
  - I draw diagrams
  - I enumerate states for the "goal"
  - ${\rm I\hspace{-.1em}I\hspace{-.1em}} \hspace{.1em} \text{expand with error conditions}$
  - I reuse states whenever possible