Hardware description languages

- Describe hardware at varying levels of abstraction
- Structural description
 - l textual replacement for schematic
 - I hierarchical composition of modules from primitives
- Behavioral/functional desαiption
 - I describe what module does, not how
 - I synthesis generates circuit for module
- Simulation semantics

CSE 370 - Winter 200 - Hardware Description Languages -

HDLs

- Abel (circa 1983) developed by Data-I/O
 - I targeted to programmable logic devices
 - I not good for much more than state machines
- ISP (circa 1977) research project at CMU
 - simulation, but no synthesis
- Verilog (circa 1985) developed by Gateway (now part of Cadence)
 - similar to Pascal and C
 - delays is only interaction with simulator
 - I fairly efficient and easy to write
 - IEEE standard
- VHDL (circa 1987) DoD sponsored standard
 - I similar to Ada (emphasis on re-use and maintainability)
 - simulation semantics visible
 - very general but verbose
 - I IEEE standard
 - OCE 070 Winter 000 Heature Description I ------

Verilog

- Supports structural and behavioral descriptions
- Structural
 - explicit structure of the dircuit
 - e.g., each logic gate instantiated and connected to others
- Behavioral
 - program describes input/output behavior of circuit
 - I many structural implementations could have same behavior
 - e.g., different implementation of one Boolean function
- We'll only be using behavioral Verilog
 - I rely on schematic for structural constructs

CSE 370 - Winter 200 - Hardware Description Languages -

Structural model

```
module xor_gate (out, a, b);
input a, b;
output out;
wire abar, bbar, t1, t2;
inverter invA (abar, a);
inverter invB (bbar, b);
and_gate and1 (t1, a, bbar);
and_gate and2 (t2, b, abar);
or_gate or1 (out, t1, t2);
endmodule
```

CSE 370 - Winter 200 - Hardware Description Languages -

Simple behavioral model

Continuous assignment

CSE 370 - Winter 200 - Hardware Description Languages - 5

```
Driving a simulation
module stimulus (a, b);
                                2-bit vector
  output
                a, b;
                cnt;
  reg [1:0]
                                initial block executed
  initial begin -
                                only once at start
    cnt = 0;
                                of simulation
    repeat (4) begin
       #10 cnt = cnt + 1;
        display ("@ time-o-, $time, a, b, cnt); end print to a console
      #10 $finish;
  assign a = cnt[1];
                                 directive to stop
  assign b = cnt[0];
                                 simulation
 endmodule
```

Instantiate stimulus component and device to test in a schematic stimulus b

module Compare1 (A, B, Equal, Alarger, Blarger); input A, B; output Equal, Alarger, Blarger; assign #5 Equal = (A & B) | (-A & ~B); assign #3 Alarger = (A & ~B); assign #3 Blarger = (~A & B); endmodule

```
module life (n0, n1, n2, n3, n4, n5, n6, n7, self, out);
input n0, n1, n2, n3, n4, n5, n6, n7, self,
output out;
reg out;
reg [7:0] neighbors;
reg [3:0] count;
reg [3:0] i;

assign neighbors = {n7, n6, n5, n4, n3, n2, n1, n0};

always @(neighbors or self) begin
   count = 0;
   for (i = 0; i < 8; i = i+1) count = count + neighbors[i];
   out = (count == 3);
   out = out | ((self == 1) & (count == 2));
end

endmodule</pre>
```

More Complex Behavioral Model

Hardware Description Languages vs. Programming Languages

- Program structure
 - instantiation of multiple components of the same type
 - specify interconnections between modules via schematic
- i hierarchy of modules (only leaves can be HDL in DesignWorks)
- Assignment
 - continuous assignment (logic always computes)
 - propagation delay (computation takes time)
 - I timing of signals is important (when does computation have its effect)
- Data structures
 - I size explicitly spelled out no dynamic structures
- no pointers
- Parallelism
 - I hardware is naturally parallel (must support multiple threads)
 - assignments can occur in parallel (not just sequentially)

CSE 370 - Winter 200 - Hardware Description Languages - 1

Hardware Description Languages and Combinational Logic

- Modules specification of inputs, outputs, bidirectional, and internal signals
- Continuous assignment a gate's output is a function of its inputs at all times (doesn't need to wait to be "called")
- Propagation delay- concept of time and delay in input affecting gate output
- Composition connecting modules together with wires
- Hierarchy modules encapsulate functional blocks
- Specification of don't care conditions

CSE 370 - Winter 200 - Hardware Description Languages - 1

Hardware Description Languages and Sequential Logic

- Flip-flops
 - I representation of clocks timing of state changes
 - asynchronous vs. synchronous
- FSMs
 - structural view (FFs separate from combinational logic)
 - behavioral view (synthesis of sequencers)
- Data-paths = ALUs + registers
 - use of arithmetic/logical operators
 - control of storage elements
- Parallelism
 - I multiple state machines running in parallel
- Sequential don't cares

CSE 370 - Winter 200 - Hardware Description Languages - 13

Flip-flop in Verilog

■ Use always block's sensitivity list to wait for clock edge

```
module dff (clk, d, q);
  input clk, d;
  output q;
  reg q;
  always @(posedge clk)
    q = d;
endmodule
```

CSE 370 - Winter 200 - Hardware Description Languages - 14

More Flip-flops

- Synchronous/asynchronous reset/set
 - single thread that waits for the clock
 - I three parallel threads only one of which waits for the clock

CSE 370 - Winter 200 - Hardware Description Languages - 1

Structural View of an FSM

■ Traffic light controller: two always blocks - flip-flops separate from logic

CSE 370 - Winter 200 - Hardware Description Languages - 16

Behavioral View of an FSM

■ Specification of inputs, outputs, and state elements

```
module FSM(HR, HY, HG, FR, FY, FG, ST, TS, TL, C, reset, Clk);

output HR;
output HG;
output HG;
output FR;
output FY;
output FY;
output TS;
input TL;
input C1;
input C1;
input C1;
seg [6:1] state;
reg ST;

specify state bits and codes
for each state as we las
connect box to outputs

specify state bits and codes
for each state as we las
connect box to outputs

specify state bits and codes
for each state as we las
connect box to outputs
```

Behavioral View of an FSM (cont'd)

```
initial begin state = 'highwaygreen; ST = 0; end

always @(posedge Clk)
begin

f(reset)
begin state = 'highwaygreen; ST = 1; end

else
begin

ST = 0;
case (state)

'highwaygreen:
if (TL & C) begin state = 'highwaygrellow; ST = 1; end
'highwaygrllow:
if (TS) begin state = 'farmroadgreen; ST = 1; end
'farmroadgreen:
if (TL | IC) begin state = 'farmroadyellow; ST = 1; end
'farmroadgreen:
if (TS) begin state = 'highwaygreen; ST = 1; end
'farmroadyellow:
if (TS) begin state = 'highwaygreen; ST = 1; end
endcase
end
end
endmodule
```

Timer for Traffic Light Controller

Another FSM

```
module Timer(TS, TL, ST, Clk);
  output TS;
output TL;
input ST;
input Clk;
integer value;
  assign TS = (value >= 4); // 5 cycles after reset assign TL = (value >= 14); // 15 cycles after reset
 always @(posedge ST) value = 0; // async reset
 always @(posedge Clk) value = value + 1;
```

Complete Traffic Light Controller


Tying it all together (FSM + timer)

```
module main(HR, HY, HG, FR, FY, FG, reset, C, Clk);
output HR, HY, HG, FR, FY, FG;
input reset, C, Clk;
Timer part1(TS, TL, ST, Clk);  FSM \quad part2(HR, HY, HG, FR, FY, FG, ST, TS, TL, C, reset, Clk); endmodule
```

Verilog FSM - Reduce 1s example

Moore machine

```
'define zero 0
'define one1 1
'define two1s 2
module reduce (clk, reset, in, out);
input clk, reset, in;
output out;
reg out;
reg out;
reg [2:1] state; // state variables
reg [2:1] next_state;
    always @(posedge clk)
if (reset) state = 'zero;
else state = next_state;
```



Moore Verilog FSM (cont'd)

```
always ⊕(in or state) ←
                                                                                                       __ crucial to include
 case (state)
'zero:
'/ last input was a zero
begin
if (in) next_state = 'one1;
else next_state = 'zero;
endeal:
// we've seen one 1
bedin
                                                                                                              all signals that are
                                                                                                               input to state and
                                                                                                              out put equations
                                                                                                                               note that out put only
depends on state
   'Unc', '/ we've seen one i
begin
if (in) next_state = 'two1s;
else next_state = 'zero;
'
    else next_state = 'zero;
end
'two1s:
// we've seen at least 2 ones
begin
if (in) next_state = 'two1s;
else next_state = 'zero;
                                                                                                    always @(state)
case (state)
'zero: out = 0;
'one1: out = 0;
'two1s: out = 1;
endcase
```

Mealy Verilog FSM

```
odule reduce (clk, reset, in, out);
input clk, reset, in;
output out;
reg out;
'register state; // state vari
reg next_state;
                     // state variables
// last input was a zero
```

Synchronous Mealy Machine

```
module reduce (clk, reset, in, out);
input clk, reset, in;
output out;
reg out;
reg out;
reg state; // state variables
```