University of Washington – Computer Science & Engineering

Spring 2023 Instructor: Justin Hsia 2023-05-16

CSE 369 QUIZ 2

Name: _____

Student ID Number: _____

Please do not turn the page until 2:20.

Instructions

- This quiz contains 4 pages, including this cover page. You may use the backs of the pages for scratch work.
- Please clearly indicate (box, circle) your final answer.
- The quiz is closed book and closed notes.
- Please silence and put away all cell phones and other mobile or noise-making devices.
- Remove all hats, headphones, and watches.
- You have 30 (+5) minutes to complete this quiz.

Advice

- Read questions carefully before starting. Read *all* questions first and start where you feel the most confident to maximize the use of your time.
- There may be partial credit for incomplete answers; please show your work.
- Relax. You are here to learn.

Question	Points	Score
(1) SL & Timing	6	
(2) FSM Implementation	10	
(3) FSM Design	11	
Total:	**27**	

Question 1: Sequential Logic & Timing [6 pts]

Consider the following circuit diagram with $t_{\text{setup}} = \mathbf{8\ ns}$ (10^{-9} s), $t_{\text{C2Q}} = \mathbf{10\ ns}$, $t_{\text{AND}} = \mathbf{20\ ns}$, $t_{\text{NOR}} = \mathbf{16\ ns}$, $t_{\text{NOT}} = \mathbf{6\ ns}$, and $t_{\text{XOR}} = \mathbf{22\ ns}$.



(A) Calculate the **minimum clock period** that will allow the circuit to function correctly. [3 pts]

	ns

(B) Calculate the **maximum hold time** (t_{hold}) that will allow the circuit to function correctly. [3 pts]

	ns

Question 2: Finite State Machine Implementation [10 pts]

(A) Fill in the provided truth table based on the FSM shown. [2 pts]



PS_1	PS_0	In	NS_1	NS_0	Out_1	Out_0
0	0	0	X	X	X	X
0	0	1	X	X		
0	1	0	1	0	0	1
0	1	1	1	1	1	1
1	0	0			1	0
1	0	1	1	1		
1	1	0	0	1	0	0
1	1	1			0	0

(B) Complete the circuit diagram below using *minimal logic* based on the truth table shown below. **Use only 2-input logic gates.** [8 pts]

PS	In_1	In_0	NS	Out
0	0	0	0	1
0	0	1	X	X
0	1	0	0	0
0	1	1	0	0
1	0	0	1	0
1	0	1	X	X
1	1	0	1	0
1	1	1	0	1

Wire connection:

Wire crossing:

	00	01	11	10
0				
1				

	00	01	11	10
0				
1				



Question 3: Finite State Machine Design [11 pts]

The following FSM represents a *Red Light, Green Light game*, where a player is only allowed to move forward (`M = 1`) when the light is green (`L = 1`). Here, the player wins (output `W = 1`) after successfully moving twice; moving when the light is red (`L = 0`) results in returning to the start.



(A) How many total rows are in the truth table for this FSM? How many of the rows are filled with Don't Cares?

Rows:	Don't Care Rows:

(B) Complete the testbench `initial` block to *thoroughly* test JUST the `Start` and `Mid` states. You need to fill in all bolded blanks. You are welcome to fill out the Verilog comments to help you keep track of state, but these will not be graded. [7 pts]

```
initial begin
                        L <= 0;     M <= 0;     // state: 0
     @(posedge clk);    L <= ____;  M <= ____;  // state: ___
     @(posedge clk);    L <= 1;     M <= 0;     // state: ___
     @(posedge clk);    L <= 0;     M <= 1;     // state: ___
     @(posedge clk);    L <= ____;  M <= ____;  // state: ___
     @(posedge clk);    L <= 1;     M <= 0;     // state: ___
     @(posedge clk);    L <= 1;     M <= 1;     // state: ___
     @(posedge clk);    L <= ____;  M <= ____;  // state: ___
     @(posedge clk);    L <= 1;     M <= 1;     // state: 1
     @(posedge clk);
      ... // test the Win state
     @(posedge clk);
     $stop();
end
```

(C) If we change the game so that it takes THREE successful moves to win, what would your updated answers be for Part A? [2 pt]

Rows:	Don't Care Rows: