

Exercise 1 – Interpreting Messages

Given the following modules and error messages, identify and fix the bug:

```
2 module ex1 (output logic dout, input logic [2:0] upc);
3   assign dout = upc[1] & upc[0] ^ upc[2]};
4 endmodule // ex1
```

```
2 module DE1_SoC (input logic [9:0] SW, output logic [9:0] LEDR);
3   ex1 e1 (.dout(LED[0]), .upc(SW[1:0]));
4 endmodule // DE1_SoC
```

- ▲ 122411 hierarchies have connectivity warnings - see the Connectivity Checks report folder
- 144001 Generated suppressed messages file C:/369/sec7/output_files/DE1_SoC.map.smsg
- > ● 16010 Generating hard_block partition "hard_block:auto_generated_inst"
- > ● 21057 Implemented 20 device resources after synthesis - the final resource count might be different
- > ● Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning

Port Connectivity Checks: "ex1:e1"

Port Connectivity Checks: "ex1:e1"				
Filter: <<Filter>>				
	Port	Type	Severity	Details
1	upc	Input	Warning	Input port expression (2 bits) is smaller than the input port (3 bits) it drives. Extra input bit(s) "upc[2..2]" will be connected to GND.

Exercise 2 – Port Connection Analysis

Given the following modules, analyze the ports instantiations in `ex2` *independently*.

```
2 module ports (input logic a,
3               input logic [1:0] b,
4               output logic c);
5 endmodule // ports

2 module ex2 (input logic a, b, d,
3            input logic [1:0] e,
4            output logic c);
5
6   ports option1 (.a, .c);
7   ports option2 (.a, .b(e), .c);
8   ports option3 (.*);
9   ports option4 (.a, .b(e), .c, .d);
10  ports option5 (.a, .b(e), .c(d));
11
12 endmodule // ex2
```

- Is there an issue?
- If so, what is it? Do you think it will produce a warning or an error?

Exercise 3 – Psychic Tester Modifications

In Section 6, we worked on a design of the `psychic_tester`, where the user needs to correctly guess 8 consecutive 4-bit patterns to be declared a psychic.

```

module psychic_tester (clk, rst, guess_ext, submit_ext, psychic);
    input logic      clk, rst, submit_ext;
    input logic [3:0] guess_ext;
    output logic     psychic;

    logic [3:0] pattern, guess;
    logic correct, next, submit;

    genPatt    pat (.clk, .rst, .pattern, .next);
    userIn     inp (.clk, .rst,
                  .guess_ext, .submit_ext, .guess, .submit);
    checkGuess chk (.pattern, .guess, .correct);
    countRight cnt (.clk, .rst, .correct, .submit, .next, .psychic);
endmodule // psychic_tester

```

Say we want to modify our design so the next signal comes directly from `user_input`.

One way someone might modify `psychic_tester` could be by removing the `next` signal from `countRight`, and then assigning `next` to `submit_ext`. This then gives us:


```

module psychic_tester (clk, rst, guess_ext, submit_ext, psychic);
    input logic      clk, rst, submit_ext;
    input logic [3:0] guess_ext;
    output logic     psychic;

    logic [3:0] pattern, guess;
    logic correct, next, submit;
    assign next = submit_ext;
    genPatt    pat (.clk, .rst, .pattern, .next);
    userIn     inp (.clk, .rst,
                  .guess_ext, .submit_ext, .guess, .submit);
    checkGuess chk (.pattern, .guess, .correct);
    countRight cnt (.clk, .rst, .correct, .submit, .psychic);
endmodule // psychic_tester


```

Because we didn't modify how our input and outputs work and how the design should behave, we should be able to use the same testbench! Let's take a look at ModelSim and see if things are behaving the way we expect...



We don't get a high signal for `psychic` anymore! What could be causing this issue? What would you investigate?

Let's analyze our internal signals.



What incorrect behavior do you notice? Can you go back to the code and see if you can spot the bug?