# Intro to Digital Design Finite State Machines

**Instructor:** Chris Thachuk

**Teaching Assistants:** 


Jiuyang LyuNandini TalukdarStephanie Osorio-TristanWen Li

#### **Relevant Course Information**


- Quiz 1 grades will be out on Gradescope by Thursday
  - Both the quiz and solutions will be added to the question bank on the course website
- Lab 5 Verilog implementation of FSMs
  - Step up in difficulty from Labs 1-4 (worth 100 points)
  - Bonus points for minimal logic <u>110 max</u> possible
    - Simplification through *design* (Verilog does the rest)

### **Review of Timing Terms**

- Clock: steady square wave that synchronizes system
- Flip-flop: one bit of state that samples every rising edge of CLK (positive edgetriggered)
- Register: several bits of state that samples on rising edge of CLK (positive edgetriggered); often has a RESET
- Setup Time: when input must be stable before CLK trigger
- Hold Time: when input must be stable after CLK trigger
- CLK-to-Q Delay: how long it takes output to change from CLK trigger



## SDS Timing Question (all times in ns) $t_{\text{hold}} \leq t_{\text{input},i} \leq t_{\text{period}} - t_{\text{setup}}$




## Outline


- \* Flip-Flop Realities
- Finite State Machines
- FSMs in Verilog

#### **Flip-Flop Realities: Gating the Clock**

- Delay can cause part of circuit to get out of sync with rest
  - More timing headaches!
  - Adds to clock skew
- Hard to track non-uniform triggers




NEVER GATE THE CLOCK!!!




#### **Flip-Flop Realities: External Inputs**

- External inputs aren't synchronized to the clock
  - If not careful, can violate timing constraints
- What happens if input changes around clock trigger?



#### Flip-Flop Realities: Metastability

- Metastability is the ability of a digital system to persist for an <u>unbounded</u> time in an unstable equilibrium or metastable state
  - Circuit may be unable to settle into a stable '0' or '1' logic level within the time required for proper circuit operation
  - Unpredictable behavior or random value
  - https://en.wikipedia.org/wiki/Metastability\_in\_electronics
- State elements can help reject transients
  - Longer chains = more rejection, but longer signal delay




## Outline

- Flip-Flop Realities
- **\* Finite State Machines**
- FSMs in Verilog

#### Finite State Machines (FSMs)

- A convenient way to conceptualize computation over time
  - Function can be represented with a state transition diagram
  - You've seen these before in CSE311
- New for CSE369: Implement FSMs in hardware as synchronous digital systems
  - Flip-flops/registers hold "state"
  - Controller (state update, I/O) implemented in combinational logic




#### **State Diagrams**

- \* A state diagram (in this class) is defined by:
  - A set of states S (circles)
  - An *initial state* s<sub>0</sub> (only arrow not between states)
  - A transition function that maps from the current input and current state to the output and the next state (arrows between states)
    - Note: We cover Mealy machines here; Moore machines put outputs on states, not transitions
- State transitions are controlled by the clock:
  - On each clock cycle the machine checks the inputs and generates a new state (could be same) and new output

#### **Example: Buggy 3 Ones FSM**

FSM to detect 3 consecutive 1's in the Input




#### Hardware Implementation of FSM

- Register holds a representation of the FSM's state
  - Must assign a *unique* bit pattern for each state
  - Output is present/current state (PS/CS)
  - Input is *next state* (NS)
- Combinational Logic implements transition function (state transitions + INPUT output) next state TNPUÍ PS CL reg CL OUTPUT NS + OUTPUT reg CLK next (NS)


#### **FSM: Combinational Logic**


- Read off transitions into Truth Table!
  - Inputs: Present State (PS) and Input (In)
  - Outputs: Next State (NS) and Output (Out)



Implement logic for EACH output (2 for NS, 1 for Out)


#### **FSM:** Logic Simplification





#### **FSM: Implementation**

- \*  $NS_1 = PS_0 \cdot In$
- $* NS_0 = \overline{PS_1} \cdot \overline{PS_0} \cdot In$
- \*  $Out = PS_1 \cdot In$



- How do we test the FSM?
  - "Take" every *transition* that we care about!


#### **State Diagram Properties**

- \* For S states, how many state bits do I use?  $s = \log_2 S$
- For *I* inputs, what is the *maximum* number of transition arrows on the state diagram?  $\int x 2^{T}$


- Can sometimes combine transition arrows:
- Can sometimes omit transitions (don't cares)
- ✤ For s state bits and I inputs, how big is the truth table?

#### **Vending Machine Example**


- Vending machine description/behavior:
  - Single coin slot for dimes and nickels  $\Rightarrow 2$  inputs  $\Rightarrow 4$  transforms
  - Releases gumball after ≥ 10 cents deposited
  - Gives no change




State Diagram:




#### **Vending Machine State Table**




PS	Ν	D	NS	Open
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	$\times$	$\boldsymbol{\lambda}$
1	0	0	-	0
1	0	1	0	1
1	1	0	0	1
1	1	1	X	X





#### **Vending Machine Implementation**

♦ Open = D + PS · N
♦ NS =  $\overline{PS} \cdot N + PS \cdot \overline{N} \cdot \overline{D}$ 




## Outline

- Flip-Flop Realities
- Finite State Machines
- \* FSMs in Verilog

#### **FSMs in Verilog: Overview**

FSMs follow a very particular organizational structure:



- They can be implemented using the following design pattern:
  - 1) Define states and state variables
  - 2) Next state logic (ns)
  - 3) Output logic
  - 4) State update logic (ps)

#### FSMs in Verilog: Example


- Arbitrary 3-state FSM that outputs 1 when two consecutive 1's are seen on the input
  - 2-bit state ps
  - clk and reset inputs

important to

'initialize


hardware

- 1-bit input w
- 1-bit output out




## FSMs in Verilog: (0) Module Outline

module simpleFSM (clk, reset, w, out);
 input logic clk, reset, w;
 output logic out;




endmodule // simpleFSM





## FSMs in Verilog: (2) Next State Logic

```
module simpleFSM (clk, reset, w, out);
  ... // (0) port declarations
  ... // (1) state encodings and variables
 // Next State Logic (ns)
  always_comb
   case (ps)
     S0: if (w) ns = S1;
          else ns = S0;
     S1: if (w) ns = S11;
          else ns = S0;
     S11: if (w) ns = S11;
          else ns = S0;
   endcase
endmodule // simpleFSM
```





## FSMs in Verilog: (2) Output Logic





## FSMs in Verilog: (2) Output Logic





#### **Reminder: Blocking vs. Non-blocking**

- NEVER mix in one always block!
- Sector Sector

```
Blocking (=) in CL:
```

```
// Output logic
assign out = (ns == S11);
// Next State Logic (ns)
always_comb
  case (ps)
    S0: if (w) ns = S1;
         else ns = S0;
    S1: if (w) ns = S11;
         else ns = S0;
    S11: if (w) ns = S11;
         else ns = S0;
  endcase
```


Non-blocking (<=) in SL:

```
// State Update Logic (ps)
always_ff @(posedge clk)
    if (reset)
        ps <= S0;
    else
        ps <= ns;</pre>
```


#### **One or Two Blocks?**

- We showed the state update in two separate blocks:
  - always\_comb block that calculates the next state (ns)
  - always\_ff block that defines the register (ps updates to last ns on clock trigger)
- Can this be done with a single block?
  - If so, which one: always\_comb or always\_ff


I means we need to use non-blocking statements




#### FSMs Test Bench (1/2) 1/00/0module simpleFSM\_tb (); logic clk, reset, w, out; 0/0 **S1**1 // instantiate device under test 10 simpleFSM dut (.clk, .reset, .w, .out); // generate simulated clock parameter CLOCK\_PERIOD=100; initial begin clk <= 0; forever #(CLOCK\_PERIOD/2) clk <= ~clk;</pre> end ... // generate test vectors endmodule // simpleFSM\_tb



#### **Testbench Waveforms**





#### Summary

- Gating the clock and external inputs can cause timing issues and metastability
- FSMs visualize state-based computations
  - Implementations use registers for the state (PS) and combinational logic to compute the next state and output(s)
  - Mealy machines have outputs based on state transitions
- FSMs in Verilog usually have separate blocks for state updates and CL
  - Blocking assignments in CL, non-blocking assignments in SL
  - Testbenches need to be carefully designed to test all state transitions