Intro to Digital Design SystemVerilog Basics

Instructor: Chris Thachuk

Teaching Assistants:

Jiuyang Lyu

Wen Li

Nandini Talukdar


Stephanie Osorio-Tristan

Relevant Course Information

- Lab demo slots will be assigned on Canvas (tonight)
- ❖ Lab 1 & 2 Basic Logic and Verilog (due 1/22 @ 2:30pm)
 - Digit(s) recognizer using switches and LED
 - For full credit, find minimal logic
 - Check the lab report requirements closely
- If you haven't done so yet, pick up a white lab kit + Okiocam ASAP from CSE 003 when TAs are present (labs + office hours)
- Section material available on Fridays @ 3pm
 - Materials and (often) recording are available

Practice Question:

Write out the Boolean Algebra expression for Q for the following circuit. No simplification necessary.



Practice Question:

* Implement the Boolean expression B(A + C) with the fewest number of a single universal gate. What does your solution look like?

Lecture Outline

- Thinking About Hardware
- Verilog Basics
- Waveform Diagrams
- Debugging in Verilog

Verilog

- Programming language for describing hardware
 - Simulate behavior before (wasting time) implementing
 - Find bugs early
 - Enable tools to automatically create implementation
- Syntax is similar to C/C++/Java, but behavior is very different
 - VHDL (the other major HDL) is more similar to ADA
- Modern version is SystemVerilog
 - Superset of previous; cleaner and more efficient


Verilog: Hardware Descriptive Language

Although it looks like code:

```
module myModule (F, A, B, C);
  output logic F;
  input logic A, B, C;
  logic AN, AB, AC;

nand gate1(AB,AN, B);
  nand gate2(AC, A, C);
  nand gate3( F,AB,AC);
  not not1(AN, A);
endmodule
```

Keep the hardware in mind:



Verilog Primitives

- Nets (wire): transmit value of connected source
 - Problematic if connected to two different voltage sources
 - Can connect to many places (always possible to "split" wire)
- Variables (reg): variable voltage sources
 - Can "drive" by assigning arbitrary values at any given time
 - SystemVerilog: variable logic can be used as a net, too
- Logic Values
 - 0 = zero, low, FALSE
 - **1** = one, high, TRUE
 - X = unknown, uninitialized, contention (conflict)
 - Z = floating (disconnected), high impedance

Verilog Primitives

* Gates:

Gate	Verilog Syntax
NOT a	~a
a AND b	a & b
a OR b	a b
a NAND b	~(a & b)
a NOR b	~(a b)
a XOR b	a ^ b
a XNOR b	~(a ^ b)

- Modules: "classes" in Verilog that define blocks
 - Input: Signals passed from outside to inside of block
 - Output: Signals passed from inside to outside of block

Verilog Execution


- Physical wires transmit voltages (electrons) near-instantaneously
 - Wires by themselves have no notion of sequential execution
- Gates and modules are constantly performing computations
 - Can be hard to keep track of!
- In pure hardware, there is no notion of initialization
 - A wire that is not driven by a voltage will naturally pick up a voltage from the environment


Lecture Outline

- Thinking About Hardware
- Verilog Basics
- Waveform Diagrams
- Debugging in Verilog

W UNIVERSITY of WASHINGTON L2: SystemVerilog Basics CSE369, Winter 2025

Using an FPGA






Simulation

Bitstream

Structural Verilog




```
// SystemVerilog code for AND-OR-INVERT circuit

module AOI (F, A, B, C, D);
  output logic F;
  input logic A, B, C, D;

assign F = ~((A & B) | (C & D));
endmodule


// end of SystemVerilog code
```

Verilog Wires



```
// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
   output logic F;
   input logic A, B, C, D;
   logic AB, CD, O; // now necessary
   assign AB = A \& B;
   assign CD = C & D;
   assign 0 = AB | CD;
   assign F = \sim 0;
endmodule
```

Verilog Gate Level



```
// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
   output logic F;
    input logic A, B, C, D;
   logic AB, CD, O; // now necessary
   and a1(AB, A, B);
and a2(CD, C, D);
or o1(0, AB, CD);
assign AB = A & B;
assign CD = C & D;
assign 0 = AB | CD
                                      assign 0 = AB | CD;
   not n1(F, 0);
                                      assign F = \sim 0;
endmodule
```

Verilog Hierarchy

```
// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
  output logic F;
  input logic A, B, C, D;

assign F = ~((A & B)|(C & D));
endmodule
```

```
2-input MUX

SEL VN

AOI

J
```

```
// 2:1 multiplexer built on top of AOI module
module MUX2 (V, SEL, I, J);
  output logic V;
  input logic SEL, I, J;
  logic SELN, VN;

  not G1 (SELN, SEL);
  AOI G2 (.F(VN), .A(I), .B(SEL), .C(SELN),
.D(J));
  not G3 (V, VN);
```

Technology


Break

Lecture Outline


- Thinking About Hardware
- Verilog Basics
- Waveform Diagrams
- Debugging in Verilog

Signals and Waveforms

- Signals transmitted over wires continuously
 - Transmission is effectively instantaneous
 (a wire can only contain one value at any given time)
 - In digital system, a wire holds either a 0 (low voltage) or 1 (high voltage)




Signal Grouping




Circuit Timing Behavior

- Simple Model: Gates "react" after fixed delay
 - Example: Assume delay of all gates is 1 ns (= 3 ticks)




Circuit Timing: Hazards/Glitches

- Circuits can temporarily go to incorrect states!
 - Assume 1 ns delav (3 ticks) for all gates



Verilog Buses



```
// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
   output logic F;
   input logic A, B, C, D;
   logic [2:0] w; // necessary
   assign w[0] = A \& B;
                                        Just for illustration –
   assign w[1] = C \& D;
                                       this is bad coding style!
   assign w[2] = w[0] | w[1];
   assign F = \sim w[2];
endmodule
```

Verilog Signal Manipulation

- ♦ Bus definition: [n-1:0] is an n-bit bus
 - Good practice to follow bit numbering notation
 - Access individual bit/wire using "array" syntax (e.g., bus [1])
 - Can access sub-bus using similar notation (e.g., bus [4:2])
- ❖ Multi-bit constants: n'b#...#
 - n is width, b is radix specifier (b for binary), #s are digits of number
 - e.g., 4'd12, 4'b1100, 4'hC
- Concatenation: {sig, ..., sig}
 - Ordering matters; result will have combined widths of all signals
- Replication operator: {n{m}}
 - repeats value m, n times

Practice Question

```
logic [4:0] apple;
logic [3:0] pear;
logic [9:0] orange;
assign apple = 5'd20;
assign pear = {1'b0, apple[2:1], apple[4]};
```

What's the value of pear?

If we want orange to be the sign-extended version of apple, what is the appropriate Verilog statement?

```
assign orange =
```


Lecture Outline

- Thinking About Hardware
- Verilog Basics
- Waveform Diagrams
- Debugging in Verilog

Test Benches

- Needed for simulation only!
 - Software constraint to mimic hardware
- ModelSim runs entirely on your computer
 - Tries to simulate your FPGA environment without actually using hardware no physical signals available
 - Must create fake inputs for FPGA's physical connections
 - e.g., LEDR, HEX, KEY, SW, CLOCK_50
 - Unnecessary when code is loaded onto FPGA
- Need to define both input signal combinations as well as their timing

Verilog Test Benches



```
module MUX2_tb ();
 logic SEL, I, J; // simulated inputs
 logic V; // net for reading output
 // instance of module we want to test ("device under test")
 MUX2 dut (.V(V), .SEL(SEL), .I(I), .J(J));
 initial // build stimulus (test vectors)
 begin // start of "block" of code
   \{SEL, I, J\} = 3'b100; #10; // t=0: S=1, I=0, J=0 -> V=0
   I = 1;
                       #10; // t=10: S=1, I=1, J=0 -> V=1
   SEL = 0; #10; // t=20: S=0, I=1, J=0 -> V=0
         #10; // t=30: S=0, I=1, J=1 -> V=1
   J = 1;
 end // end of "block" of code
endmodule // MUX2_tb
```

Better Verilog Test Bench

```
module MUX2_tb ();
  logic SEL, I, J; // simulated inputs
 logic V; // net for reading output
 // instance of module we want to test ("device under
test")
  MUX2 dut (.V(V), .SEL(SEL), .I(I), .J(J));
 int i;
  initial // build stimulus (test vectors)
  begin // start of "block" of code
   for(i = 0; i < 8; i = i + 1) begin
     \{SEL, I, J\} = i; #10;
   end
  end // end of "block" of code
```

Debugging Circuits

- Complex circuits require careful debugging
 - Test as you go; don't wait until the end (system test)
 - Every module should have a test bench (unit test)
- 1) Test all behaviors
 - All combinations of inputs for small circuits, subcircuits
- 2) Identify any incorrect behaviors
- 3) Examine inputs & outputs to find earliest place where value is wrong
 - Typically trace backwards from bad outputs, forwards from inputs
 - Look at values at intermediate points in circuit

Hardware Debugging

- Simulation (ModelSim) is used to debug logic design and should be done thoroughly before touching FPGA
 - Unfortunately, ModelSim is not a perfect simulator
- ❖ If interfacing with other circuitry (e.g., breadboard), will also need to debug circuitry layout there
 - Similar process, but with power sources (inputs) and voltmeters (probe the wires)
 - Often just a poor electrical connection somewhere
- Sometimes things simply fail
 - All electrical components fail eventually, whether you caused it to or not

Summary

- SystemVerilog is a hardware description language (HDL) used to program your FPGA
 - Programmatic syntax used to describe the connections between gates and registers
- Waveform diagrams used to track intermediate signals as information propagates through CL
- Hardware debugging is a critical skill
 - Similar to debugging software, but using different tools