

# Intro to Digital Design Finite State Machines

**Instructor:** Justin Hsia

#### **Teaching Assistants:**

Caitlyn Rawlings

**Emilio Alcantara** 

Naoto Uemura


**Donovan Clay** 

Joy Jung

#### **Relevant Course Information**

- Quiz 1 grades should be out on Gradescope tonight
  - Both the quiz and solutions will be added to the question bank on the course website
- Lab 5 Verilog implementation of FSMs
  - Step up in difficulty from Labs 1-4 (worth 100 points)
  - Bonus points for minimal logic 110 max possible
    - Simplification through design (Verilog does the rest)

#### **Review of Timing Terms**



- Clock: steady square wave that synchronizes system
- Flip-flop: one bit of state that samples every rising edge of CLK (positive edge-triggered)
- Register: several bits of state that samples on rising edge of CLK (positive edge-triggered); often has a RESET
- Setup Time: when input must be stable before CLK trigger
- Hold Time: when input must be stable after CLK trigger
- CLK-to-Q Delay: how long it takes output to change from CLK trigger

# SDS Timing Question (all times in ns)


- \* The circuit below has the following timing parameters

• 
$$t_{\text{period}} = 20, t_{\text{setup}} = 2$$

• 
$$t_{XOR} = t_{OR} = 5$$
,  $t_{NOT} = 4$ 

Input changes 1 ns after clock trigger





\* What is the max  $t_{\rm C2Q}$ ?  $t_{\rm softup}$  constraint  $t_{\rm input,n}$  - last time a register input changes

- \* If  $t_{C2O} = 3$ , what is the max  $t_{hold}$ ?  $t_{hold}$  constraint

$$1 \text{ ns} + \mathcal{E}_{xor} \ge \mathcal{E}_{hold}$$





#### **Outline**

- Flip-Flop Realities
- Finite State Machines
- FSMs in Verilog

#### Flip-Flop Realities: Gating the Clock

- Delay can cause part of circuit to get out of sync with rest
  - More timing headaches!
  - Adds to clock skew
- Hard to track non-uniform triggers






**❖ NEVER GATE THE CLOCK!!!** 


#### Flip-Flop Realities: External Inputs

- External inputs aren't synchronized to the clock
  - If not careful, can violate timing constraints
- What happens if input changes around clock trigger?



#### Flip-Flop Realities: Metastability

- Metastability is the ability of a digital system to persist for an unbounded time in an unstable equilibrium or metastable state
  - Circuit may be unable to settle into a stable '0' or '1' logic level within the time required for proper circuit operation
  - Unpredictable behavior or random value
  - https://en.wikipedia.org/wiki/Metastability in electronics
- State elements can help reject transients
  - Longer chains = more rejection, but longer signal delay




#### **Outline**

- Flip-Flop Realities
- Finite State Machines
- FSMs in Verilog

## Finite State Machines (FSMs)

- A convenient way to conceptualize computation over time
  - Function can be represented with a state transition diagram
  - You've seen these before in CSE311
- New for CSE369: Implement FSMs in hardware as synchronous digital systems
  - Flip-flops/registers hold "state"
  - Controller (state update, I/O) implemented in combinational logic




#### **State Diagrams**

- An state diagram (in this class) is defined by:
  - A set of *states* S (circles)
  - An initial state s<sub>0</sub> (only arrow not between states)
  - A transition function that maps from the current input and current state to the output and the next state
     (arrows between states)
    - **Note:** We cover Mealy machines here; Moore machines put outputs on states, not transitions
- State transitions are controlled by the clock:
  - On each clock cycle the machine checks the inputs and generates a new state (could be same) and new output

# **Example: Buggy 3 Ones FSM**


FSM to detect 3 consecutive 1's in the Input



#### Hardware Implementation of FSM

- Register holds a representation of the FSM's state
  - Must assign a unique bit pattern for each state
  - Output is present/current state (PS/CS)
  - Input is next state (NS)

Combinational Logic implements transition function




NS

10

Out

#### **FSM: Combinational Logic**


- Read off transitions into Truth Table!
  - Inputs: Present State (PS) and Input (In)
  - Outputs: Next State (NS) and Output (Out)





Implement logic for EACH output (2 for NS, 1 for Out)

# **FSM:** Logic Simplification

	MI' Nz?			
PS	In	NS	Out	
00	0	00	0	
00	1	01	0	
01	0	00	0	
01	1	10	0	
10	0	00	0	
10	1	00	1	
11	0	XX	Х	
11	1	XX	Х	








#### **FSM:** Implementation

$$* NS_1 = PS_0 \cdot In$$

\* 
$$NS_0 = \overline{PS_1} \cdot \overline{PS_0} \cdot In$$

\* Out = 
$$PS_1 \cdot In$$



- How do we test the FSM?
  - "Take" every transition that we care about!

#### **State Diagram Properties**


- \* For S states, how many state bits do I use?  $s = \log_2 S$
- ❖ For I inputs, what is the maximum number of transition arrows on the state diagram?

$$S \times 2^{I}$$


- Can sometimes combine transition arrows:
- Can sometimes omit transitions (don't cares)
- \* For s state bits and I inputs, how big is the truth table?  $2^{I+s}$

#### **Vending Machine Example**


- Vending machine description/behavior:
  - Single coin slot for dimes and nickels ⇒ 2 inputs ⇒ 4 transfrons
  - Releases gumball after ≥ 10 cents deposited
  - Gives no change




State Diagram:




Vending Machine State Table



PS	N	D	NS	Open
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	X	X
1	0	0	-1	$\bigcirc$
1	0	1	0	1
1	1	0	0	1
1	1	1	X	X






CSE369, Winter 2024

#### **Vending Machine Implementation**

- \* Open =  $D + PS \cdot N$
- $\bullet \quad NS = \overline{PS} \cdot N + PS \cdot \overline{N} \cdot \overline{D}$



#### **Outline**

- Flip-Flop Realities
- Finite State Machines
- FSMs in Verilog

#### FSMs in Verilog: Declarations

 Let's examine the components of the Verilog FSM example module on the next few slides

```
module simpleFSM (clk, reset, w, out
   input logic clk, reset, w;
                                 important to "initialize" hardware
   output logic out;
enumeration is restriction on existing type
   // State Encodings and variables
   enum <u>logic [1:0]</u> {S0 = 2'b00, S1 = 2'b01, S11 = 2'b10}
   ps, ns; // ps = Present State, ns = Next State Cerptical defination
                               defines new constants for
                                 these variables
```

#### FSMs in Verilog: Combinational Logic

```
// Next State Logic

always_comb

case (ps)

S0: if (w) ns = S1;

else ns = S0;

S1: if (w) ns = S11;

else ns = S0;

S11: if (w) ns = S11;

else ns = S0;

s11: if (w) ns = S11;

else ns = S0;
```

```
\frac{1}{0}
\frac{1}{0}
\frac{50}{00}
\frac{51}{01}
\frac{1}{1}
\frac{511}{10}
\frac{1}{1}
```

```
// Output Logic - could have been in "always" block // or part of Next State Logic. assign out = (ns == S11); output 1 from Gny transition going into S11 (checking NS, not ps)
```

#### **FSMs in Verilog: State**

```
// Sequential Logic (DFFs)

always_ff @ (posedge clk)

if (reset)

ps <= S0; // "initial" state

else

ps <= ns;
```

endmodule

#### Reminder: Blocking vs. Non-blocking

- NEVER mix in one always block!
- Each variable written in only one always block
- Blocking (=) in CL:

```
// Output logic
assign out = (ns == S11);

// Next State Logic
always_comb
  case (ps)
   S0: if (w) ns = S1;
      else    ns = S0;
   S1: if (w) ns = S11;
      else    ns = S0;
   S1: if (w) ns = S11;
      else    ns = S0;
   S11: if (w) ns = S11;
      else    ns = S0;
endcase
```

Non-blocking (<=) in SL:</p>


```
// Sequential Logic
always_ff @ (posedge clk)
  if (reset)
    ps <= S0;
else
    ps <= ns;</pre>
```

#### One or Two Blocks?

- We showed the state update in two separate blocks:
  - always comb block that calculates the next state (ns)
  - always\_ff block that defines the register (ps updates to last ns on clock trigger)
- Can this be done with a single block?
  - If so, which one: always\_comb or always\_ff

Limeans we need to use non-blocking statements

#### One or Two Blocks? your doice



```
always ff @ (posedge clk)
  if (reset)
  ps <= S0;
  else
    case (ps)
      S0: if (w) ps <= S1;
           else ps <= S0;
      S1: if (w) ps <= S11;
           else ps <= S0;
      S11: if (w) ps <= S11;
           else ps <= S0;</pre>
    endcase
```

# FSM Testbench (1/2)

```
module simpleFSM tb();
  logic clk, reset, w;
  logic out;
  simpleFSM dut (.clk, .reset, .w, .out);
  // Set up the clock
  parameter CLOCK PERIOD=100;
  initial begin
    clk \ll 0;
    forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
  end
```

## FSM Testbench (2/2)

```
// Set up the inputs to the design (each line is a clock cycle)
    initial begin
reset <= 1; w <= 0; @ (posedge clk); reset <= 0; w <= 0; @ (posedge clk);
 e (posedge clk);


but FSM still transitioning.


@ (posedge clk);

@ (posedge clk);

@ (posedge clk);
                      w <= 1; @ (posedge clk);
                      W \le 0; @(posedge clk);
                      w \ll 1; @ (posedge clk);
                                @(posedge clk);
                                 @(posedge clk);
                                @(posedge clk);
                      W \ll 0; @ (posedge clk);
                                @(posedge clk);
      $stop; // pause the simulation
    end
 endmodule
```







What is the min # of clock cycles to completely test this FSM?
8 cycles = 1 reset + 7 transitions (w=1 from state A taken twice)

#### Summary

- Gating the clock and external inputs can cause timing issues and metastability
- FSMs visualize state-based computations
  - Implementations use registers for the state (PS) and combinational logic to compute the next state and output(s)
  - Mealy machines have outputs based on state transitions
- FSMs in Verilog usually have separate blocks for state updates and CL
  - Blocking assignments in CL, non-blocking assignments in SL
  - Testbenches need to be carefully designed to test all state transitions