CSE352 Spring 2013 Homework Assignment #6 rev.2 Due in class Friday May 31th 2013

Read Harris & Harris (1st edition) 7.5 - Pipelined Processor

Q1) From exercise 7.24 from Harris & Harris (1st edition)

The pipelined MIPS processor as covered in section 7.5 is running the following program:

```
add $s0, $t0, $t1
sub $s1, $t2, $t3
and $s2, $s0, $s1
or $s3, $t4, $t5
slt $s4, $s2, $s3
```

Which registers are being written, and which are being read on the 5th cycle (1st instruction is fetched at cycle 1)? Please explain your reasoning with a pipeline diagram.

Here's an example of a pipeline diagram:

Insn	1	2	3	4	5	6	7	8
add \$r3, \$r2, \$r1	F	D	Х	М	W			
ld \$r4, 0(\$r5)		F	D	X	М	W		
st \$r6, 4(r7)			F	D	Х	М	W	

Convention: X means 1d r4, 0(r5) finishes the execute stage and writes into X/M latch at the end of cycle 4.

If there are pipeline stalls or data forwarding, please indicate those using labels and/or arrows. Refer to this set of slides for detailed examples. Slides 29 and 30 illustrate how to represent register forwarding and pipeline stalls in pipeline diagrams.

Q2) Consider the following code:

```
a = b + e;

c = b + f;
```

Here is the generated MIPS code for this segment, assuming all variables are in memory and are addressable as offsets from \$10:

```
lw $t1, 0($t0)  # b is stored at 0 offset from $t0
lw $t2, 4($t0)  # Word size is 4 bytes in MIPS
add $t3, $t1, $t2
sw $t3, 12($t0)
lw $t4, 8($t0)
add $t5, $t1, $t4
sw $t5, 16($t0)
```

- a) Find the data hazards in the code segment. Indicate which instructions are causing what kind of hazard due to which register dependence.
- b) Draw the busses in use for forwarding in each hazard using copies of the attached diagram MIPS.jpg. Label what is being forwarded.
- c) Reorder the instructions to avoid any pipeline stalls.
- d) Consider the new reordered sequence, draw a pipeline diagram table (similar to Q1) to show where the instructions are in which stages in time for N cycles (pick N such that all the instructions complete).