



CSE 352 A Homework 3 solutions

Question 1:


Part A:



Part B:




Part C:



Question 2:


Incrementer:



REVISED:

Delay question: The critical path is from A0/M to S3. This path goes through 3 AND gates (from the first three adders), and an XOR gate (from the last adder). This adds up to: $3 * 0.5 + 1.5 = 3ns$.

16-bit counter: (see next page)



A
C
Ti
Ri
Pi