# CSE 351 – Midterm Exam – Spring 2016 May 2, 2015 Solution

Name:

UWNetID:

#### Please do not turn the page until 11:30.

### Instructions

- The exam is closed book, closed notes (no calculators, no mobile phones, no laptops, no futuristic Google Glasses or HoloLenses).
- Please stop promptly at 12:20.
- There are 100 points total, divided unevenly among 5 problems (each with multiple parts).
- The exam is **printed double-sided.** If you separate any pages, be sure to print your name at the top of each separated page so we can match them up.
- Useful reference material can be found on the last 2 pages of the exam. Feel free to tear it off.

## Advice

- Read questions carefully before starting.
- Write down thoughts and intermediate steps so you can get partial credit. But clearly indicate what is your final answer.
- Questions are not necessarily in order of difficulty. Skip around or read ahead. Make sure you get to all the questions.
- Relax. You are here to learn.

Problem	Points	Score
1. Number Representation	20	
2. C to Assembly	25	
3. Computer Architecture	10	
4. Stack Discipline	30	
5. Pointers and Memory	15	

#### 1. Number Representation (20 pts)

Consider the binary value **110101**<sub>2</sub>:

(a) Interpreting this value as an **unsigned 6-bit integer**, what is its value in **decimal**?

2^5+2^4+2^2+2^0 = 32 + 16 + 4 + 1 = 53

(b) If we instead interpret it as a **signed (two's complement) 6-bit integer**, what would its value be in decimal?

-2^5 + 2^4 + 2^2 + 2^0 = -32 + 16 + 4 + 1 = -11


(most significant bit becomes "negatively weighted")

(c) Assuming these are all signed two's complement 6-bit integers, compute the result (leaving it in binary is fine) of each of the following additions. For each, indicate if it resulted in *overflow*.

Note: TMIN = -32

9	001001	-15	110001	011001	101111
-10	<u>+ 110110</u>	-5	<u>+ 111011</u>	+ 001100	<u>+ 011111</u>

Result:



Overflow only occurs for signed addition if the result comes out wrong. The easiest way to determine this is by looking at the signs: if 2 positive values result in a negative result, or 2 negatives result in a positive, then overflow must have occurred.

Now assume that our fictional machine with 6-bit integers also has a 6-bit IEEE-like floating point type, with 1 bit for the sign, 3 bits for the exponent (exp) with a *bias* of 3, and 2 bits to represent the mantissa (frac), not counting implicit bits.

(d) If we reinterpret the bits of our binary value from above as our 6-bit floating point type, what value, in decimal, do we get?

1	1	0	1	0	1
sign		exp		fr	ас

-1.012 * 2^(4+1-3) =	= -1.01 <sub>2</sub> * 2^2 =	= <b>-101</b> <sub>2</sub> = <b>-5</b>
----------------------	------------------------------	--

(e) If we treat  $110101_2$  as a *signed integer*, as we did in **(b)**, and then *cast* it to a 6-bit floating point value, do we get the correct value in decimal? (That is, can we represent that value in our 6-bit float?) If yes, what is the binary representation? If not, why not? (and in that case you do *not* need to determine the rounded bit representation)

No, we cannot represent it exactly because there are not enough bits for the mantissa.

To determine this, we have to find out what the mantissa would be once we are in "signand-magnitude" style: 110101 (-11)  $\rightarrow$  001011 (+11). In normalized form, this would be: (-1)^<u>1</u> \* 1.011 \* 2^3, which means frac would need to be 011, which doesn't fit in 2 bits.

(f) Assuming the same rules as standard IEEE floating point, what value (in decimal) does the following represent?

0	0	0	0	0	0
sign		exp		fr	ас

0.0 (it is a denormalized case)

#### 2. C to Assembly (25 pts)

Imagine we're designing a new, super low-power computing device that will be powered by ambient radio waves (that part is actually a real research project). Our imaginary device's CPU supports the x86-64 ISA, but its general-purpose integer multiply instruction (imul) is very bad and consumes lots of power. Luckily, we have learned several other ways to do multiplication in x86-64 in certain situations. To take advantage of these, we are designing a custom multiply function, spmult, that checks for specific arguments where we can use other instructions to do the multiplication. But we need your help to finish the implementation.

*Fill in the blanks with the correct instructions or operands.* It is okay to leave off size suffixes. *Hint:* there are reference sheets with x86-64 registers and instructions at the end of the exam.

```
long spmult(long x, long y) {
                                          spmult(long, long):
  if (y == 0)
                     return 0;
                                                   testą %rsi, %rsi
  else if (y == 1)
                     return x;
  else if (y == 4)
                     return x * 4;
                                                           .L3
                                                   je
  else if (y == 5)
                     return x * 5;
                                                           $1, %rsi
                                                   cmpq
  else if (y == 16) return x * 16;
                                                            .L4
                                                   je
  else
                     return x * y;
                                                           $4, %rsi
                                                   cmpq
}
                                               ine
                                                    .L1
                                           .case4:
                                                           0(,%rdi,4), %rax
                                                   leaq
                                                   ret
                                          .L1:
                                                           $5, %rsi
                                                   cmpq
                                                   jne
                                                            .L2
                                                   leaq
                                                           (%rdi,%rdi,4), %rax
                                                   ret
                                          .L2:
                                                           $16, %rsi
                                                   cmpq
                                                            .else
                                                   jne
                                                           %rdi, %rax
                                                   movq
                                                         $4, %rax
                                                   salq
                                                   ret
                                          .L3:
                                                   movq
                                                           $0, %rax
                                                   ret
                                          .L4:
                                                   movq
                                                           %rdi, %rax
                                                   ret
                                                   # fall back to multiply
                                          .else:
                                                   movq
                                                           %rsi, %rax
                                                           %rdi, %rax
                                                   imulq
                                                   ret
```

### 3. Computer Architecture Design (10 pts)

In the previous question, we designed a new multiply function optimized for an imaginary lowpower CPU implementing the **x86-64 ISA**. The questions in this section consider various design choices facing the engineers of that CPU.

(a) We designed a new multiply function because our low-power x86-64 CPU has a power-hungry implementation of imul. Would it have been okay for the designers of the chip to simply not implement imul? Briefly explain why or why not (roughly one English sentence). (4 pts)

No, the designers would have to implement imul somehow, otherwise it wouldn't conform to the x86-64 interface, and programs written in x86-64 would crash on it. However, that does not mean the implementation can't be really terrible for certain instructions.

(b) Faster registers consume more power. What if the designers decided to make half of the registers slower (probably r8-r15 because they're used less often)? Would this still be a valid x86-64 implementation? Explain briefly. (3 pts)

Yes, the architecture/specification says nothing about how fast anything is.

(c) Bigger registers consume more power. What if the designers wanted to make the registers smaller, only 4-bytes wide (but still call them %r\_). Would this still implement the x86-64 ISA? Explain briefly. (3 pts)

No, if you make the registers smaller then you can't hold 8-byte pointers (or 8-byte longs).

#### 4. Stack Discipline (30 pts)

Take a look at the following recursive function written in C:

```
long sum_asc(long * x, long * y) {
    long sum = 0;
    long v = *x;
    if (v >= *y) {
        sum = sum_asc(x + 1, &v);
     }
     sum += v;
    return sum;
}
```

Here is the x86-64 disassembly for the same function:

000000000040	0536 <s< th=""><th>um_asc&gt;:</th><th></th></s<>	um_asc>:	
0x400536:	pushq	%rbx	
0x400537:	subq	\$0x10,%rsp	
0x40053b:	movq	(%rdi),%rbx	
0x40053e:	movq	%rbx,0x8(%rsp)	
0x400543:	movq	\$0x0,%rax	
0x400548:	cmpq	(%rsi),%rbx	
0x40054b:	jl	40055b <sum_asc+0x25></sum_asc+0x25>	
0x40054d:	addq	\$0x8,%rdi	
0x400551 :	leaq	Øx8(%rsp),%rsi	
0x400556:	callq	400536 <sum_asc></sum_asc>	
0x40055b:	addq	%rbx,%rax	
0x40055e:	addq	\$0x10,%rsp	
0x400562:	popq	%rbx	Dreaknaint
0x400563:	ret	<b>-</b>	Breakpoint

Suppose that main has initialized some memory in its stack frame and then called sum\_asc. We set a breakpoint at "return sum", which will stop execution right before the first return (from the deepest point of recursion). That is, we will have executed the popq at 0x400562, but not the ret.

(a) On the next page: Fill in the state of the registers and the contents of the stack (in memory) when the program hits that breakpoint. For the contents of the stack, give both a description of the item stored at that location as well as the value. If a location on the stack is not used, write "unused" in the Description for that address and put "---" for its Value. You may list the Values in hex (prefixed by Øx) or decimal. Unless preceded by Øx, we will assume decimal. It is fine to use ff... for sequences of f's, as we do for some of the initial register values. Add more rows to the table as needed. (20 pts)

Register	Original Value	Value <u>at Breakpoint</u>
%rsp	0x7ff070	0x7ff050
%rdi	0x7ff080	0x7ff088
%rsi	0x7ff078	0x7ff060
%rbx	2	7
%rax	42	2

Memory Address	Description of item	Value at Breakpoint
0x7fffffff090	Initialized in main to: 1	1
0x7fffffff088	Initialized in main to: 2	2
0x7fffffff080	Initialized in main to: 7	7
0x7fffffff078	Initialized in main to: 3	3
0x7fffffff070	Return address back to main	0x400594
0x7fffffff68	Original %rbx value	2
0x7fffffff660	Temporary variable v or %rbx	7
0x7fffffff058	Unused	
0x7fffffff050	Return address back to sum_asc	0x40055b
0x7fffffff048	Previous value of %rbx (v from first call)	7
0x7fffffff040	Temporary variable v or %rbx	2
0x7fffffff038	Unused	
0x7fffffff030		
0x7fffffff028		Grading Rubric
0x7fffffff020	Registers (6	
0x7fffffff018	• %rsp: (2) • %rdi: (1)	(-1 if only missing last pop)
0x7fffffff010	<ul> <li>%rsi: (1)</li> <li>%rbx: (1)</li> </ul>	
0x7fffffff008	• %rax: (1)	
0x7fffffff000	Generally, 1 pt for desc/value appe	or each stack frame where corre

Additional questions about this problem on the next page.

- saved %rbx: desc (2), value (2)
  temp "v"/"rbx": desc (2), value (2)
- unused space: (2) second unused optional
- return address desc (2), value (2)

Name:	

Continue to refer to the sum\_asc code from the previous 2 pages.

(b) What is the purpose of this line of assembly code: 0x40055e: addq \$0x10, %rsp?
 Explain briefly (at a high level) something bad that could happen if we removed it. (5 pts)

This resets the stack pointer to deallocate temporary storage. If we didn't increment here, we wouldn't pop the correct return address or the right value of %rbx.

Note that this would not lead to slow stack overflow due to leaking memory – the first ret would most likely crash because it got the wrong return address; it is highly unlikely that it could continue to execute successfully long enough for this leak to be a problem.

(c) Why does this function push %rbx at 0x400536 and pop %rbx at 0x400562? (5 pts)

The register %rbx is a callee-saved register, so if we use it, it is our responsibility to set it back to what it was before we return from the function.

We gave some points for people recognizing that the two have to be matched for everything else on the stack to work out (similar to the reasoning for deallocation above), but if that were the only reason, then we could have just left both of the instructions out.

Name:

#### Pointers and Memory (15 pts) 5.

For this section, refer to this 8-byte aligned diagram of memory, with addresses increasing top-tobottom and left-to-right (address 0x00 at the top left). When answering the questions below, don't forget that x86-64 machines are little-endian. If you don't remember exactly how endianness works, you should still be able to get significant partial credit.

	Memory Address	+0	+1	+2	+3	+4	+5	+6	+7
	0x00	аа	bb	cc	dd	ee	ff	00	11
	0x08	00	00	00	00	00	00	00	00
	0x10	ab	01	51	fØ	07	06	05	04
	0x18	de	ad	be	ef	10	00	00	00
int $x = 0x10;$	0x20	ba	са	ff	ff	1a	2b	3c	4d
long* y = 0x20; char* s = 0x00;	0x28	a0	b0	c0	dØ	a1	b1	c1	d1

#### (a) Fill in the type and value for each of the following C expressions:

Expression (in C)	Туре	Type Value (in hex)	
*X	int	0xf05101ab	
x+1	int*	0x14	
*(y-1)	long	0x00000010efbeadde	
s[4]	char	ØxEE	

(b) Assume that all registers start with the value 0, except %rax which is set to 8. Determine what the final values of each of these registers will be *after* executing the following instructions:

	Register	Value
(1 pt)	%rax	8
movb %al, %bl (2 pts)	%b1	8 or 0x8
leal 2(%rax), %ecx <mark>(2 pts)</mark>	%ecx	10 or 0xa
movsbw (,%rax,4), %dx	%dx	65466 or Øxffba

End of exam!

# References

#### Powers of 2 Hex conversions $2^0 = 1$ $2^{-1} = 0.5$ $2^2 = 4$ $2^{-2} = 0.25$ $0 \times 0 = 0$ $2^3 = 8$ $2^{-3} = 0.125$ 0xA = 0xa = 0b1010 10 $2^4 = 16$ $2^{-4} = 0.0625$ $2^6 = 64$ $2^{-5} = 0.03125$ 0xF = 0xf = 15 $2^8 = 256$ 0x10 = 16 $2^{10} = 1024$ 0x20 = 32

#### Assembly Instructions

mov a,b	Copy from a to b	
movs a,b	Copy from a to b with sign extension.	
movz a,b	Copy from a to b with zero extension.	
lea a,b	Compute address and store in b. <i>Note:</i> the scaling parameter of memory operands can only be 1, 2, 4, or 8.	
push src	Push src onto the stack and decrement stack pointer.	
pop dst	Pop from the stack into dst and increment stack pointer.	
call <func></func>	Push return address onto stack and jump to a procedure.	
ret	Pop return address and jump there.	
add a,b	Add a to b and store in b (and sets flags)	
imul a,b	Multiply a by b and store in b (and sets flags)	
and a,b	Bitwise AND of a and b, store in b (and sets flags)	
sar a,b	Shift value of b <i>right (arithmetic)</i> by a bits, store in b (and sets flags)	
shr a,b	Shift value of b <i>right (logical)</i> by a bits, store in b (and sets flags)	
shl a,b	Shift value of b <i>left</i> by a bits, store in b (and sets flags)	
cmp a,b	Compare b with a (compute $b-a$ and set condition codes based on result).	
test a,b	Bitwise AND a and b and set condition codes based on result.	
jmp <label></label>	Jump to address	
j_ <label></label>	Conditional jump based on condition codes (more on next page)	
set_ a	Set byte based on condition codes.	

Cor	Conditionals cmp b,a te		test a,b
je	"Equal"	a == b	a & b == 0
jne	"Not equal"	a != b	a & b != 0
js	"Sign" (negative)		a&b< 0
jns	(non-negative)		a & b >= 0
jg	"Greater"	a ≻ b	a & b > 0
jge	"Greater or equal"	a >= b	a & b >= 0
jl	"Less"	a < b	a&b< 0
jle	"Less or equal"	a <= b	a & b <= 0
ja	"Above" (unsigned>)	a> b	
jb	"Below" (unsigned <)	a < b	

Sizes			
C type	x86-64 suffix	Size (bytes)	
char	b	1	
short	W	2	
int	1	4	
long	q	8	

Registers
-----------

R	Registers		Name of "virtual" register		
~	Name	Convention	Lowest 4 bytes	Lowest 2 bytes	Lowest byte
	Argument %rax Return value	Return value - Caller saved	%eax	%ax	%al
/6	%rbx	Callee saved	%ebx	%bx	%bl
	%rcx	Argument #4 - Caller saved	%ecx	%cx	%cl
	%rdx	Argument #3 - Caller saved	%edx	%dx	%dl
	%rsi	Argument #2 - Caller saved	%esi	%si	%sil
	%rdi	Argument #1 - Caller saved	%edi	%di	%dil
	%rsp	Stack pointer	%esp	%sp	%spl
	%rbp	Callee saved	%ebp	%bp	%bpl
	%r8	Argument #5 - Caller saved	%r8d	%r8w	%r8b
	%r9	Argument #6 - Caller saved	%r9d	%r9w	%r9b
	%r10	Caller saved	%r10d	%r10w	%r10b
	%r11	Caller saved	%r11d	%r11w	%r11b
	%r12	Callee saved	%r12d	%r12w	%r12b
	%r13	Callee saved	%r13d	%r13w	%r13b
	%r14	Callee saved	%r14d	%r14w	%r14b
	%r15	Callee saved	%r15d	%r15w	%r15b