

The Hardware/Software Interface

Memory & Caches III

Guest Instructor:

Naama Amiel

Instructors:

Justin Hsia, Amber Hu

Teaching Assistants:

Anthony Mangus

Divya Ramu

Grace Zhou

Jessie Sun

Jiuyang Lyu

Kanishka Singh

Kurt Gu

Liander Rainbolt

Mendel Carroll

Ming Yan


Naama Amiel

Pollux Chen

Rose Maresh

Soham Bhosale

Violet Monserate




<http://xkcd.com/908/>

Lecture Outline (1/3)





- ❖ **Associativity and Replacement**
- ❖ Cache Organization
- ❖ Example Cache Problems

Review: Direct-Mapped Cache Problem



Associativity Motivation


- ❖ What if we could store data in any place in the cache?
 - More complicated hardware = more power consumed, slower
- ❖ So we *combine* the two ideas:
 - Each address maps to exactly one **set**, each set can store block in some # of **ways**



Associativity (Review)

Note: The textbook uses “b” for offset bits

- ❖ **Associativity (E):** # of ways for each set
 - Such a cache is called an “ E -way set associative cache”
 - We index into cache sets, of which there are $S = (C/K)/E$
 - Use lowest $\log_2(S) = s$ bits of block address
 - Direct-mapped: $E = 1$, so $s = \log_2(C/K)$ as we saw previously
 - Fully associative: $E = C/K$, so $s = 0$ bits



Example Placement

block size:	16 B
capacity:	8 blocks
address:	16 bits

❖ Where would data from address 0x1833 be placed?

■ Binary: 0b 0001 1000 0011 0011

$s_{E=1}$
 $s_{E=4}$
 $s_{E=2}$

offset

$$t = m - s - k \quad s = \log_2(C/K/E) \quad k = \log_2(K)$$

m -bit address:

Tag (t)	Index (s)	Offset (k)
-------------	---------------	----------------

$s = ? 3 \text{ bits}$
Direct-mapped

Set	Tag	Data
(000) 0		
(001) 1		
(010) 2		
↪ (011) 3		✓
(100) 4		
(101) 5		
(110) 6		
(111) 7		

$s = ? 2 \text{ bits}$
2-way set associative

Set	Tag	Data
(00) 0		
(01) 1		
(10) 2		
↪ (11) 3	✓	✓


$s = ? 1 \text{ bit}$
4-way set associative

Set	Tag	Data
(0) 0		
↪ (1) 1	✓	✓

Polling Questions

- ❖ We have a cache of size 2 KiB with block size of 128 B.
If our cache has 2 sets, what is its associativity?

- A. 2
B. 4
C. 8
D. 16



- ❖ If addresses are 16 bits wide, how wide is the Tag field?

$m = 16$

$k = \log_2(K) = 7 \text{ bits}$, $s = \log_2(S) = 1 \text{ bit}$, $t = m - s - k = \boxed{8 \text{ bits}}$

Block Placement and Replacement (Review)

- ❖ Any empty block in the correct set may be used to store block
 - **Valid bit** for each cache block indicates if valid (1) or mystery (0) data
- ❖ If there are no empty blocks, which one should we replace?
 - No choice for direct-mapped caches
 - Caches typically use something close to *least recently used (LRU)* (hardware usually implements “*not most recently used*”)

Direct-mapped

Set	V	Tag	Data
0			
1			
2			
3			
4			
5			
6			
7			


2-way set associative

Set	V	Tag	Data
0			
1			
2			
3			

4-way set associative

Set	V	Tag	Data
0			
1			


Cache Read Revisited



Example: Direct-Mapped ($E = 1$) Cache (1/3)

Direct-mapped: One line per set


Block Size $K = 8$ B



Example: Direct-Mapped ($E = 1$) Cache (2/3)


Direct-mapped: One line per set

Block Size $K = 8$ B



Example: Direct-Mapped ($E = 1$) Cache (3/3)

Direct-mapped: One line per set

Block Size $K = 8$ B

This is why we want alignment!


No match? Then old line gets evicted and replaced

no unnecessary extra
cache accesses across
block boundaries

Example: Set-Associative ($E = 2$) Cache (1/?)

2-way: Two lines per set


Block Size $K = 8$ B



Example: Set-Associative ($E = 2$) Cache (2/3)

2-way: Two lines per set


Block Size $K = 8$ B



Example: Set-Associative ($E = 2$) Cache (3/3)

2-way: Two lines per set

Block Size $K = 8$ B



No match?

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

Lecture Outline (2/3)

- ❖ Associativity and Replacement
- ❖ **Cache Organization**
- ❖ Example Cache Problems


Notation Review

- ❖ We just introduced a lot of new variable names!
 - Please be mindful of block size notation when you look at past exam questions

Parameter	Variable	Formulas
Block size	K (B in book)	$M = 2^m \leftrightarrow m = \log_2 M$ $S = 2^s \leftrightarrow s = \log_2 S$ $K = 2^k \leftrightarrow k = \log_2 K$ $C = K \times E \times S$ $s = \log_2 (C / K / E)$ $m = t + s + k$
Cache size	C	
Associativity	E	
Number of Sets	S	
Address space	M	
Address width	m	
Tag field width	t	
Index field width	s	
Offset field width	k (b in book)	


General Cache Organization (S, E, K)

associativity
sets *block size*



Intel Core i7 Cache Hierarchy

Processor package



Block size:

64 bytes for all caches

L1 i-cache and d-cache:

32 KiB, 8-way,
Access: 4 cycles

L2 unified cache:

256 KiB, 8-way,
Access: 11 cycles

L3 unified cache:

8 MiB, 16-way,
Access: 30-40 cycles

Learning About Your Machine

❖ Linux:

- `lscpu`
- `ls /sys/devices/system/cpu/cpu0/cache/index0/`
 - Example: `cat /sys/devices/system/cpu/cpu0/cache/index*/size`

❖ Windows:

- `wmic memcache get <query>` (all values in KB)
- Example: `wmic memcache get MaxCacheSize`

❖ Modern processor specs: <http://www.7-cpu.com/>

Lecture Outline (3/3)

- ❖ Associativity and Replacement
- ❖ Cache Organization
- ❖ **Example Cache Problems**


Example Cache Parameters Problem

$\rightarrow 2^{10} \text{ B} \Leftrightarrow m = 10 \text{ bits}$ MP

- ❖ 1 KiB address space, 125 cycles to go to memory.

Fill in the following table:

C	Cache Size	64 B	2^6
K	Block Size	8 B	2^3
E	Associativity	2-way	2^1
HT	Hit Time	3 cycles	
MR	Miss Rate	20%	
$\ell = m - s - k$	Tag Bits	5	
$s = \log_2(C/K/E)$	Index Bits	2	$2^6 / 2^3 / 2^1$
$k = \log_2(K)$	Offset Bits	3	
$AMAT = HT + MR * MP$	AMAT	$3 + 0.2(125) = 28 \text{ clock cycles}$	




Example Code Analysis Problem

- Assuming the cache starts cold (all blocks invalid) and `sum`, `i`, and `j` are stored in registers, calculate the **miss rate**: 100%
- $m = 10$ bits, $C = 64$ B, $K = 8$ B, $E = 2$ $t = 5$ bits, $s = 2$ bits, $k = 3$ bits



2 bytes per element →

```
#define SIZE 8
short ar[SIZE][SIZE], sum = 0; // &ar=0x200
for (int i = 0; i < SIZE; i++)
    for (int j = 0; j < SIZE; j++)
        sum += ar[j][i];
```



	address	tag	index	offset		
<code>ar[0][0]</code>	→	0b 10	0000	0000	→ M	(1 st way)
<code>ar[1][0]</code>	→	0b 10	0001	0000	→ M	(1 st way)
<code>ar[2][0]</code>	→	0b 10	0010	0000	→ M	(2 nd way)
<code>ar[3][0]</code>	→	0b 10	0011	0000	→ M	(2 nd way)
<code>ar[4][0]</code>	→	0b 10	0100	0000	→ M	(replacement!)
⋮			⋮			
<code>ar[0][1]</code>	→	0b 10	0000	0010	→ M	(conflict!)

matrix ar:



Cache block holds 4 elements of a row of the matrix

jumping by a row skips two block numbers (and sets)

Cache Simulator

- ❖ <https://courses.cs.washington.edu/courses/cse351/cachesim/>
 - From course website: Simulators → Cache Simulator
 - Allows you to play around with the effects of cache parameters and policies
 - Lots of neat features like highlighting, hover text, ability to rewind and replay accesses, and copy-and-paste access patterns

- ❖ Ways to use:
 - Take advantage of “explain mode” and navigable history to test your own hypotheses and answer your own questions
 - A [tutorial Ed lesson](#) is available
 - Will be used in HW19 – Lab 4 Preparation

Cache Simulator Demo


- ❖ <https://courses.cs.washington.edu/courses/cse351/cachesim/>
 - From course website: Simulators → Cache Simulator
 - Allows you to play around with the effects of cache parameters and policies
 - Lots of neat features like highlighting, hover text, ability to rewind and replay accesses, and copy-and-paste access patterns
- ❖ Let's simulate the example code analysis problem:

```
#define SIZE 8
short ar[SIZE][SIZE], sum = 0; // &ar=0x200
for (int i = 0; i < SIZE; i++)
    for (int j = 0; j < SIZE; j++)
        sum += ar[j][i];
```

Summary (1/2)

- ❖ **Associativity** gives us flexibility in where to place blocks in the cache
 - Group E slots into **sets**, means there are E **ways** to place block within each set
 - Direct-mapped is $E = 1$, **fully associative** is $E = \#$ of slots in cache (*i.e.*, $S = 1$)
 - Helps avoid conflicts in each set at the expense of slightly longer and more complex searching & placing in the cache
 - By default, we will replace the **least-recently used** block in a set
 - Index $\rightarrow$ Set, $S = (C/K)/E$, still $s = \log_2(S)$

Direct-mapped			2-way set associative			4-way set associative		
Set	Tag	Data	Set	Tag	Data	Set	Tag	Data
0			0			0		
1			1					
2			2					
3								
4								
5								
6								
7			3			1		



Summary (2/2)

❖ Management bits

- Information needed for proper management of the cache & its data, but not counted in the cache size
- **Valid bit** for validity of data
- **Tag bits** for identifying which block

