

The Hardware/Software Interface


Memory & Caches II

Instructors:

Amber Hu, Justin Hsia

Teaching Assistants:

Anthony Mangus	Divya Ramu
Grace Zhou	Jessie Sun
Jiuyang Lyu	Kanishka Singh
Kurt Gu	Liander Rainbolt
Mendel Carroll	Ming Yan
Naama Amiel	Pollux Chen
Rose Maresh	Soham Bhosale
Violet Monserate	



<https://what-if.xkcd.com/111/>

Relevant Course Information

- ❖ HW 16 due Wednesday (11/5)
- ❖ HW 17 due Friday (11/7)
 - Don't wait too long, this is a **big** HW (includes this lecture)
- ❖ Lab 3 due Friday (11/7)
 - Late days open until Monday (11/10)
 - Monday is Veteran's Day
 - No lecture, but some office hours (see Ed)
- ❖ Midterm grades will be released when we can
 - Regrade requests will be available afterward

Lecture Outline (1/2)

- ❖ **Blocks and Addresses**
- ❖ Direct-Mapped Caches

Cache Sizes (Review)

Note: The textbook uses “B” for block size


- ❖ **Block Size (K):** unit of transfer between \$ and Mem
 - Given in bytes and always a power of 2 (e.g., 64 B)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!
- ❖ **Cache Size (C):** amount of *data* the \$ can store
 - Cache can only hold so much data (subset of next level)
 - Given in bytes (C) or number of blocks (C/K)
 - Example: $C = 32$ KiB using 64-B blocks means that it can hold 512 blocks

$$2^5 \times 2^{10} = 2^{15} \times \frac{1 \text{ block}}{2^6} = 2^{15-6} = 2^9 \text{ blocks}$$

Memory and Blocks (Review)

Note: The textbook uses “B” for block size

- ❖ Block Size (K): unit of transfer between \$ and Mem
 - Given in bytes and always a power of 2 (e.g., 64 B)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!
- ❖ The address space is divided into adjacent, numbered blocks
 - For address A of width m bits, can determine its **block number** via $\lfloor A/K \rfloor$
 - Example: Let $m = 4$ bits, $K = 4$ B




Addresses and Blocks (Review)

Note: The textbook uses “b” for offset bits

❖ Block Size (K): unit of transfer between \$ and Mem

- Given in bytes and always a power of 2 (e.g., 64 B)
- Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!


$x \% 2^n = \text{value of the lowest } n \text{ bits}$



❖ Remaining address bits tell you ordered position of byte within the block

- (address) ^{remainder} modulo (# of bytes in a block) = $A \% K$
- **Offset field** is the low-order $\log_2(K) = k$ bits of address
 - $\text{mod } 2^n = n \text{ lowest bits}$

How many bits do I need to specify every byte in a block?



Addresses and Blocks Example

Note: The textbook uses “b” for offset bits

❖ Block Size (K): unit of transfer between \$ and Mem

- Given in bytes and always a power of 2 (e.g., 64 B)
- Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!

❖ Example:

- If we have 6-bit addresses and block size $K = 4$ B, which block and byte does **0x19** refer to?

address: 0x ¹0 ⁹1 1 0 1
 0b 0 1 1 0 / 0 1
 block num offset
 (value 6) (value 1)


offset width = $\log_2(K) = \log_2(4) = 2$ bits

block number 6: 
offset: 00 01 10 11

Lab 1a Callback

Note: The textbook uses "B" for block size

- ❖ The `within_same_block` function asks you to determine if the addresses stored by two pointers lie within the *same block of 64-byte aligned memory*
 - Solution: Right shift by 6 and compare



Polling Questions (1/2)

❖ We have a cache with the following parameters:

- Block size of 8 bytes $K = 2^3 B$
- Cache size of 4 KiB $C = 2^{12} B$
 $2^2 \uparrow \uparrow 2^{10}$

❖ How many blocks can the cache hold? $C/K = 2^{12-3} = 2^9 = \boxed{512 \text{ blocks}}$

❖ How many bits wide is the block offset field? $k = \log_2(K) = \boxed{3 \text{ bits}}$

❖ Which of the following addresses would fall under block number 3?

A. **0x3**

$$\lfloor 3/8 \rfloor = 0$$

0b 00 0b11
block num 0

B. **0x1F**

$$\lfloor 31/8 \rfloor = 3$$

0b 01 1111
block num 3

C. **0x30**

$$\lfloor 48/8 \rfloor = 6$$

0b 11 0000
block num 6

D. **0x38**

$$\lfloor 56/8 \rfloor = 7$$

0b 11 1000
block num 7

Lecture Outline (2/2)

- ❖ Blocks and Addresses
- ❖ **Direct-Mapped Caches**

Block Placement (Review)

- ❖ Where should data go in the cache?
 - We need a mapping from memory addresses to specific locations in the cache to make checking the cache for an address **fast**
- ❖ What is a data structure that provides fast lookup?
 - Hash table!


Hash Tables for Fast Lookup

❖ Apply hash function to map data to “buckets”

- **Goals:** (1) fast/simple calculation
(2) use all buckets “well”


mod 10

Insert:



*10
buckets*

Direct-Mapped Address Hashing (Review)



Block Placement Example

- ❖ ^m 6-bit addresses, block size $K = 4$ B, and our cache holds $S = 4$ blocks. = C/K , $s = \log_2(4) = 2$ bits
- ❖ A request for address **0x2A** results in a cache miss. Which index does this block get loaded into and which 3 other addresses are loaded along with it?

address: 0x ² 10 / ^A 10 / 10
 index offset
 (value 2) (value 2)

along with: 0b 10 10


00	= 0x28
01	= 0x29
11	= 0x2B

Index 2 (0b 10)


Cache:
Index

	Offset			
	00	01	10	11
00				
01	28 ↓	29 ↓	2A ↓	2B ↓
10				
11				

Place Data in Cache by Hashing Address



Tags Differentiate Blocks in Same Index



Checking for a Requested Address

- ❖ CPU sends address request for chunk of data
 - Address and requested data are not the same thing!
 - Analogy: your friend $\neq$ their phone number

- ❖ TIO address breakdown: m -bit address:

Tag (t)	Index (s)	Offset (k)
-------------	---------------	----------------

Block Number

- 1) **Index** field tells you where to look in cache
- 2) **Tag** field lets you check that data is the block you want
- 3) **Offset** field selects specified start byte within block

- **Note:** t and s sizes will change based on hash function

Polling Questions (2/2)


- ❖ Based on the following behavior, which of the following block sizes is NOT possible for our cache?
 - Cache starts *empty*, also known as a **cold cache**
 - Access (addr: hit/miss) stream:
 - (0xE: miss), (0xF: hit), (0x10: miss)
- hit: block with data already in \$
- miss: data not in \$, pulls block containing data from Mem
- ① pulls block containing 14 into \$
- ② 14 & 15 are in the same block
- ③ 16 is in a different block

A. 4 bytes

B. 8 bytes

C. 16 bytes

D. 32 bytes



Polling Questions Solution (2/2)


- ❖ Based on the following behavior, which of the following block sizes is NOT possible for our cache?
 - Cache starts *empty*, also known as a *cold cache*
 - Access (addr: hit/miss) stream:
 - (0xE: miss), (0xF: hit), (0x10: miss)
 - Need 0xE and 0xF in same block; 0x10 in different block

A. 4 bytes


B. 8 bytes

C. 16 bytes

D. 32 bytes




Direct-Mapped Cache Summary



- ❖ Hash function: **(block number) mod (# of indices in cache)**
 - Each memory address maps to *exactly* one index in the cache
 - Fast and simple to find a block, uses all cache indices

Direct-Mapped Cache Problem

8: 0b 00 | 10 | 00
24: 0b 00 | 10 | 00
tag | index | offset



Homework Setup (1/2)

$$\&\text{grid}[R][C] = \&\text{grid} + (16 \cdot R + C) \cdot \text{sizeof}(\text{struct WolfPos})$$

```

K struct WolfPos {
4   float x;
4   float y;
4   float z;
4   int id;
}; Kmax = 4

```

struct WolfPos:

x	y	z	id
0	4	8	12
16			

offset:


```

struct WolfPos grid[16][16];

```

Assume $\&\text{grid} = 0$

C is row-major: 16 columns



❖ What are the addresses of the following pieces of data?

■ $\&(\text{grid}[0][0].\text{id}) = 12 = 0 \times C$

■ $\&(\text{grid}[1][0].\text{y}) = 260 = 0 \times 104$

■ $\&(\text{grid}[3][4].\text{x}) = 832 = 0 \times 340$

Homework Setup (2/2)

```
struct WolfPos {
    float x;
    float y;
    float z;
    int id;
};
struct WolfPos grid[16][16];
```

- Assume `&grid = 0`

$\& \text{grid}[0][0].x = 0x0 = 0b \underset{\text{tag}}{00} \underset{\text{index}}{00} \underset{\text{offset}}{0000}$

$\& \text{grid}[4][0].x = 0x400 = 0b \underset{\text{tag}}{0} \underset{\text{index}}{0100} \underset{\text{offset}}{0000}$
 $(16 \times 4 + 0) \times 16$

$$S = C/K = \text{cache holds 64 blocks}$$

$$s = \log_2(C/K) = 6 \text{ bits}$$


- ❖ Cold direct-mapped cache with $C = 1024 \text{ B}$ and $K = 16 \text{ B} \Rightarrow k = 4 \text{ bits}$
 2^{10} 2^4
- What happens if we access `grid[0][0].x` and then `grid[4][0].x`?
 ↖ offset 0

Miss in index 0 $\Rightarrow$ load block with tag 0

Miss in index 0 $\Rightarrow$ kick out block with tag 0
 load block with tag 1

Summary (1/2)

- ❖ Cache parameters define the cache geometry:
 - **Block size** is number of bytes per block
 - **Cache size** is number of bytes (or blocks) of data the cache can hold
- ❖ Finding a byte in the cache:
 - **Offset** refer to which byte in block
 - **Index** refers to which block in cache
- ❖ Example:
 - $K = 4 \text{ B}$, $C = 16 \text{ B} = 4 \text{ blocks}$




Summary (2/2)

❖ **Direct-mapped cache:** each block in cache is assigned a unique index

- Uses hash function of (block number) mod (# of cache indices)
 - Deterministic placement of each block, with many blocks mapping into the same index
 - Tag bits stored in cache and used to distinguish between blocks that map to same index

❖ Accessing the cache: (TIO address breakdown)



- 1) **Index** field tells you where to look in cache (width $s = \log_2 S$)
- 2) **Tag** field lets you check that data is the block you want (width $t = m - s - k$)
- 3) **Offset** field selects specified start byte within block (width $k = \log_2 K$)