
Virtual Memory II

CSE 351 Spring 2024


Instructor: Elba Garza Kelly Shaw

Teaching Assistants:

Ellis Haker Adithi Raghavan Aman Mohammed Brenden Page Celestine Buendia Chloe Fong Claire Wang Hamsa Shankar Maggie Jiang Malak Zaki Naama Amiel Nikolas McNamee Shananda Dokka Stephen Ying Will Robertson




Day 1 of C programming



Announcements, Reminders


Elba (14 May): Given changing situation, follow any Ed announcements regarding updates to assignments and due dates!

A System Using Physical Addressing



- Used in "simple" systems with (usually) just one process:
 - Embedded microcontrollers in devices like cars, elevators, and digital picture frames

A System Using Virtual Addressing



Data (int/float)

- Physical addresses are *completely invisible to programs*
 - Used in all modern desktops, laptops, servers, smartphones...
 - One of the great ideas in computer science

Why Virtual Memory (VM)?

- Efficient use of limited main memory (RAM)
 - Use RAM as a cache for the parts of a virtual address space
 - Some non-cached parts stored on disk
 - Some (unallocated) non-cached parts stored nowhere
 - Keep only active areas of virtual address space in memory
 - Transfer data back and forth as needed
- Simplifies memory management for programmers
 - Each process "gets" the same full, private linear address space
- Isolates address spaces (protection)
 - One process can't interfere with another's memory
 - They operate in *different address spaces*
 - User process cannot access privileged information
 - Different sections of address spaces have different permissions

Reading Review

- Terminology:
 - Paging: page size (P), page offset width (p) virtual page number (VPN), physical page numbers (PPN)
 - Page table (PT): page table entry (PTE), access rights (read, write, execute)

Review Questions

- Which terms from caching are most similar/analogous to the new virtual memory terms?
 - page size block size
 - page offset width (block) offset width
 - virtual page number

block number

physical page number

block number or cache set


page table entry

Cache line: data + management bit

access rights


VM and the Memory Hierarchy

- Think of memory (virtual or physical) as an array of bytes, now split into pages
 - Pages are another unit of aligned memory (size is $P = 2^p$ bytes) $\rho = \frac{1}{2^p q_2} \rho^7$
 - Each virtual page can be stored in *any* physical page (no fragmentation!)
- Pages of virtual memory are usually stored in physical memory, but sometimes spill to disk



Memory Hierarchy: Core 2 Duo

Not drawn to scale



Virtual Memory Design Consequences

- Large page size: typically 4-8 KiB or 2-4 MiB
 - <u>Can</u> be up to 1 GiB (for "Big Data" apps on big computers)
 - Compared with 64-byte cache blocks
- Fully associative

- Any virtual page can be placed in any physical page
- Requires a "large" mapping function different from CPU caches
- Highly sophisticated, expensive replacement algorithms in OS
 - Too complicated and open-ended to be implemented in hardware
- * Write-back rather than write-through (6. Ha track dirty pages Hen!)
 - Really don't want to write to disk every time we modify memory
 - Some things may never end up on disk (*e.g.*, stack for short-lived process)

Why does VM work on RAM/disk?


- Avoids disk accesses because of *locality*
 - Same reason that L1 / L2 / L3 caches work
- The set of virtual pages that a program is "actively" accessing at any point in time is called its working set
 - If (working set of one process ≤ physical memory):
 - Good performance for one process (after compulsory misses)
 - If (working sets of all processes > physical memory):
 - Thrashing: Performance meltdown where pages are swapped between memory and disk continuously (CPU always waiting or paging)
 - This is why your computer can feel faster when you add RAM

Virtual Memory (VM)

- Overview and motivation
- VM as a tool for caching
- * Address translation
- VM as a tool for memory management
- VM as a tool for memory protection

Address Translation

How do we perform the virtual → physical address translation?



Data (int/float)

⇒ . Z' by tes in a page

Address Translation: Page Tables

CPU-generated address can be split into:

n-bit address: Virtual Page Number Page Offset

Very analogous to blocks in cache! (Block offset & block number (set index & tag))


: 2 pages in VA space!

p bits


- Request is Virtual Address (VA), want Physical Address (PA)
- Note that Physical Offset = Virtual Offset (page-aligned)
- Use lookup table that we call the page table (PT)
 - Replace Virtual Page Number (VPN) for Physical Page Number (PPN) to generate Physical Address
 - Index PT using VPN: page table entry (PTE) stores the PPN plus management bits (e.g., Valid, Dirty, access rights)
 - Has an entry for *every* virtual page

**

Page Table Diagram



Page Table Address Translation



Polling Question

How many bits wide are the following fields?

8

- Γ = 16 KiB pages (2⁴× 2^{''}β pages)
 Γ = 16 KiB pages
 Γ = 16 KiB pages
- 48-bit virtual addresses
- M 16 GiB physical memory $(z^{4} z^{30} B)$

$$\therefore \rho = \log_{2} (\rho)^{7} = 14 \text{ bits}$$

$$\therefore m = \log_{2} (A)^{7} = 34 \text{ bits}$$

$$\therefore N = 2^{9} = 2^{48} B = 256 T;$$

$$VA: VAN Po$$


$$VAN = n-p = 34 biks$$

$$Po = p = 14 biks$$

PA:


$$\frac{\rho \rho N}{\rho \rho m = m - \rho} = 20 6 i ks$$

$$Po = \rho = 14 6 i ks$$




Page Hit

Page hit: VM reference is in physical memory




Page Fault

✤ Page fault: VM reference is <u>not</u> in physical memory




Reminder: Page Fault Exception




- Page fault handler must load page into physical memory
- Returns to faulting instruction: mov is executed again!
 - Successful on second try

Page miss causes page fault (an exception)




- Page miss causes page fault (an exception) *
- Page fault handler selects a *victim* to be evicted (here VP 4) *




PP 3

- Page miss causes page fault (an exception)
- ✤ Page fault handler selects a victim to be evicted (here VP 4)



- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)
- ✤ Offending instruction is restarted: page hit!




Virtual Memory (VM)

- Overview and motivation
- VM as a tool for caching
- Address translation
- * VM as a tool for memory management
- ***** VM as a tool for memory protection

VM for Managing Multiple Processes


- Key abstraction: each process has its own virtual address space
 - It can view memory as a simple linear array
- With virtual memory, this simple linear virtual address space need <u>not</u> be contiguous in physical memory



Simplifying Linking and Loading


Linking

- Each program has similar virtual address space
- Code, Data, and Heap always start at the same addresses
- Loading
 - execve allocates virtual pages for .text and .data sections & creates PTEs marked as invalid
 - The .text and .data sections are copied, page by page, on demand by the virtual memory system



VM for Protection and Sharing


- The mapping of VPs to PPs provides a simple mechanism to protect memory and to share memory between processes
 - Sharing: map virtual pages in separate address spaces to the same physical page (here: PP 6)
 - Protection: process can't access physical pages to which none of its virtual pages are mapped (here: Process 2 can't access PP 2)



Memory Protection Within Process

- VM implements read/write/execute permissions
 - Extend page table entries with permission bits
 - MMU checks these permission bits on every memory access
 - If violated, raises exception and OS sends SIGSEGV signal to process (segmentation fault)

(extra management bils!)



Memory Review Question

What should the permission bits be for pages from the following sections of virtual memory?

	Section	Read	Write	Execute
	Stack	1	1	0
	Неар	1	1	0
	Static Data	1	1	0
	Literals	1	O constants	0
5128	Instructions	1	O duh!	Z execute!