#### Caches IV

CSE 351 Autumn 2024

**Instructor: Teaching Assistants:** 


Ruth Anderson Alexandra Michael Connie Chen Chloe Fong

> Chendur Jayavelu Joshua Tan Nikolas McNamee

Nahush Shrivatsa Naama Amiel Neela Kausik

Renee Ruan Rubee Zhao Samantha Dreussi

Sean Siddens Waleed Yagoub









CSE351, Autumn 2024

http://xkcd.com/908/

#### **Relevant Course Information**

- Lab 3 due Mon 11/11 (Encouraged to aim for Fri 11/08)
  - You have everything you need to do the lab as of 10/28
  - Last part of HW15 is useful for Lab 3
- HW17 due Friday (11/08) @ 11:59 pm
- Mid-quarter Survey due Saturday (11/09)
- HW18 due Wednesday (11/13) @ 11:59 pm
- \* HW19 due Friday (11/15) @ 11:59 pm
  - Lab 4 preparation
- Lab 4 coming soon!
  - Cache parameter puzzles and code optimizations

# **Reading Review**

- Terminology:
  - Write-hit policies: write-back, write-through
  - Write-miss policies: write allocate, no-write allocate
  - Cache blocking

# What about writes? (Review)




- Multiple copies of data may exist:
  - multiple levels of cache and main memory
- What to do on a write-hit (data <u>already in cache</u>)?
  - Write-through: write immediately to next level
  - Write-back: defer write to next level until line is evicted (replaced)
    - Must track which cache lines have been modified ("dirty bit") 

      extra management
      bit only for write-back
- What to do on a write-miss (data not in cache)?
  - Write allocate: ("fetch on write") load into cache, then execute the write-hit policy
    - · Good if more writes or reads to the location follow
  - No-write allocate: ("write around") just write immediately to next level
- Typical caches:
  - Write-back + Write allocate, usually
  - Write-through + No-write allocate, occasionally

# Write-back, Write Allocate Example

<u>Note</u>: While unrealistic, this example assumes that all requests have offset 0 and are for a block's worth of data.






1) mov \$0xFACE, (F)
Write Miss!

**Valid Dirty** 

Not valid x86, just using block num instead of full byte address to keep the example simple

**Block Contents** 


Cache:




Tag

Step 1: Bring **F** into cache

Memory:




## Write-back, Write Allocate Example (1st access)




## Write-back, Write Allocate Example (1st access)

1) mov \$0xFACE, (F)
Write Miss





Memory:




Step 1: Bring **F** into cache

Step 2: Write 0xFACE to cache only and set the dirty bit






## Write-back, Write Allocate Example (2nd access)



Memory:




Step: Write 0xFEED to cache only (and set the dirty bit)


## Write-back, Write Allocate Example (2nd access)

1) mov \$0xFACE, (F) 2) mov \$0xFEED, (F) Write Miss Write Hit

Cache:



Memory:




CSE351, Autumn 2024

## Write-back, Write Allocate Example (3rd access)








Step 1: Write **F** back to memory since it is dirty



# Write-back, Write Allocate Example (3rd access)



3) mov (G), %ax
Read Miss

Step 1: Write **F** back to memory since it is dirty

Step 2: Bring **G** into the cache so that we can copy it into %ax

#### **Cache Simulator**

- Want to play around with cache parameters and policies? Check out our cache simulator!
  - https://courses.cs.washington.edu/courses/cse351/cachesim/

#### Way to use:

- Take advantage of "explain mode" and navigable history to test your own hypotheses and answer your own questions
- Self-guided Cache Sim Demo in section
- Will be used in HW19 Lab 4 Preparation

# **Polling Question**


- Which of the following cache statements is FALSE?
  - Vote in Ed Lessons
- our block size smaller block size pulls fever bytes into \$
- B. We can reduce conflict misses by increasing associativity

  where options to place books before evictions occur

  C. A write-back cache will save time for code with good temporal locality on writes get evicted, so fewer write-backs
- with the memory hierarchy level below it yes, its main
  - E. We're lost...


## **Optimizations for the Memory Hierarchy**

- Write code that has locality!
  - Spatial: access data contiguously
  - Temporal: make sure access to the same data is not too far apart in time
- How can you achieve locality?
  - Adjust memory accesses in *code* (software) to improve miss rate (MR)
  - Requires knowledge of both how caches work as well as your system's parameters
  - Proper choice of algorithm
  - Loop transformations



# **Matrices in Memory**

- How do cache blocks fit into this scheme?
  - Row major matrix in memory:



COLUMN of matrix (blue) is spread among cache blocks shown in red

# Naïve Matrix Multiply

```
# move along rows of A
for (i = 0; i < n; i++)
  # move along columns of B
  for (j = 0; j < n; j++)
    # EACH k loop reads row of A, col of B
    # Also read & write C(i,j) n times
    for (k) = 0; k < n; k++)
            [j] += A[i][k] * B[k][j];
               (3) Kead
                           1 Read
                                       2).Read
                C(i,j)
     C(i,j)
                            A(i,:)
                                         B(:,j)
```

# Cache Miss Analysis (Naïve)




- Scenario Parameters:
  - Square matrix  $(n \times n)$ , elements are doubles
  - Cache block size K = 64 B = 8 doubles & matrix elements per




Cache size is much smaller than  $n \triangleleft$ 

Each iteration:

$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses







# Cache Miss Analysis (Naïve)




CSE351, Autumn 2024

- Scenario Parameters:
  - Square matrix  $(n \times n)$ , elements are doubles
  - Cache block size K = 64 B = 8 doubles
  - Cache size is much smaller than n


Each iteration:


$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses



Afterwards in cache: (schematic)

red showing blocks remaining in the \$





# Cache Miss Analysis (Naïve)



- Scenario Parameters:
  - Square matrix  $(n \times n)$ , elements are doubles
  - Cache block size K = 64 B = 8 doubles
  - Cache size is much smaller than n

Each iteration:

$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses

\* Total misses: 
$$\frac{9n}{8} \times n^2 = \frac{9}{8}n^3$$
 once per product matrix element


# Linear Algebra to the Rescue (1)

This is extra (non-testable) material

- Can get the same result of a matrix multiplication by splitting the matrices into smaller submatrices (matrix "blocks")
- For example, multiply two 4×4 matrices:

$$A = \begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{34} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ with } B \text{ defined similarly.}$$


$$AB = \begin{bmatrix} (A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\ (A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22}) \end{bmatrix}$$



# Linear Algebra to the Rescue (2)

This is extra (non-testable) material

C <sub>11</sub>	C <sub>12</sub>	C <sub>13</sub>	C <sub>14</sub>
C <sub>21</sub>	C <sub>22</sub>	C <sub>23</sub>	C <sub>24</sub>
C <sub>31</sub>	C <sub>32</sub>	C <sub>43</sub>	C <sub>34</sub>
C <sub>41</sub>	C <sub>42</sub>	C <sub>43</sub>	C <sub>44</sub>




B <sub>11</sub>	(B <sub>12</sub> )	B <sub>13</sub>	B <sub>14</sub>
B <sub>21</sub>	B <sub>22</sub>	B <sub>23</sub>	B <sub>24</sub>
B <sub>32</sub>	B <sub>32</sub>	B <sub>33</sub>	B <sub>34</sub>
B <sub>41</sub>	B <sub>42</sub>	B <sub>43</sub>	B <sub>44</sub>

Matrices of size  $n \times n$ , split into 4 blocks of size r (n=4r)

$$C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_{k} A_{2k} B_{k2}$$

- Multiplication operates on small "block" matrices
  - Choose size so that they fit in the cache!
  - This technique called "cache blocking"

# **Blocked Matrix Multiply**



Blocked version of the naïve algorithm:

```
# move by rxr BLOCKS now

for (i = 0; i < n; i += r)

for (j = 0; j < n; j += r)

for (k = 0; k < n; k += r)

# block matrix multiplication

for (ib = i; ib < i+r; ib++)

for (jb = j; jb < j+r; jb++)

for (kb = k; kb < k+r; kb++)

C[ib][jb] += A[ib][kb]*B[kb][jb];
```

ho = block matrix size (assume r divides n evenly)



# **Cache Miss Analysis (Blocked)**




- Scenario Parameters:
  - Cache block size K = 64 B = 8 doubles
  - Cache size is much smaller than n
  - Three blocks  $(r \times r)$  fit into cache:  $3r^2$  < cache size

 $r^2$  elements per block, 8 per cache block

- Each <u>block</u> iteration:
  - $\frac{r^2}{8}$  misses per block
  - $\frac{2n}{r} \times \frac{r^2}{8} = \frac{nr}{4}$

n/r blocks in row and column




# **Cache Miss Analysis (Blocked)**




- Scenario Parameters:
  - Cache block size K = 64 B = 8 doubles
  - Cache size is much smaller than n
  - Three blocks  $(r \times r)$  fit into cache:  $3r^2$  < cache size  $\nearrow$
  - $r^2$  elements per block, 8 per cache block
- Each <u>block</u> iteration:
  - $\frac{r^2}{8}$  misses per block
  - $\frac{2n}{r} \times \frac{r^2}{8} = \frac{nr}{4}$

n/r blocks in row and column

Afterwards in cache (schematic)





# Cache Miss Analysis (Blocked)




n/r blocks


- Scenario Parameters:
  - Cache block size K = 64 B = 8 doubles
  - Cache size is much smaller than n
  - Three blocks  $(r \times r)$  fit into cache:  $3r^2$  < cache size


 $r^2$  elements per block, 8 per cache block





$$\frac{2n}{r} \times \frac{r^2}{8} = \frac{nr}{4}$$
Total misses:





Total misses:

## **Matrix Multiply Visualization**

 $\star$  Here n = 100, C = 32 KiB, r = 30


shaded areas show \$
Shaded areas show \$
blocks stored in the \$



# Cache misses: 551988

≈ 1,020,000 cache misses


#### **Blocked:**



≈ 90,000 cache misses

# **Cache-Friendly Code**


- Programmer can optimize for cache performance
  - How data structures are organized
  - How data are accessed
    - Nested loop structure
    - Blocking is a general technique
- All systems favor "cache-friendly code"
  - Getting absolute optimum performance is very platform specific
    - Cache size, cache block size, associativity, etc.
  - Can get most of the advantage with generic code
    - Keep working set reasonably small (temporal locality)
    - Use small strides (spatial locality)
    - Focus on inner loop code



Core i7 Haswell

2.1 GHz

# **The Memory Mountain**



## **Learning About Your Machine**

#### Linux:

- lscpu
- Is /sys/devices/system/cpu/cpu0/cache/index0/
  - <u>Example</u>: cat /sys/devices/system/cpu/cpu0/cache/index\*/size

#### Windows:

- wmic memcache get <query> (all values in KB)
- Example: wmic memcache get MaxCacheSize
- Modern processor specs: <a href="http://www.7-cpu.com/">http://www.7-cpu.com/</a>