Caches III

CSE 351 Autumn 2024

Instructor:

Ruth Anderson

Teaching Assistants:

Alexandra Michael

Connie Chen

Chloe Fong

Chendur Jayavelu

Joshua Tan

Nikolas McNamee

Nahush Shrivatsa

Naama Amiel

Neela Kausik


Renee Ruan

Rubee 7hao

Samantha Dreussi

Sean Siddens

Waleed Yagoub



https://what-if.xkcd.com/111/

Relevant Course Information

- HW16 due TONIGHT, Wednesday (11/06) @ 11:59 pm
- Lab 3 due Mon 11/11
 - Encouraged to aim for Fri 11/08, actual deadline Mon 11/11
 - You have everything you need to do the lab as of 10/28
 - Last part of HW15 is useful for Lab 3
- HW17 due Friday (11/08) @ 11:59 pm
- Mid-quarter Survey due Saturday (11/09)
- HW18 due Wednesday (11/13) @ 11:59 pm


Making memory accesses fast!

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
 - Direct-mapped (sets; index + tag)
 - Associativity (ways)
 - Replacement policy
 - Handling writes
- Program optimizations that consider caches


Reading Review

- Terminology:
 - Associativity: sets, fully-associative cache
 - Replacement policies: least recently used (LRU)
 - Cache line: cache block + management bits (valid, tag)
 - Cache misses: compulsory, conflict, capacity

Review: Direct-Mapped Cache





Direct-Mapped Cache Problem





Associativity: A Solution!

- What if we could store any data in any place in the cache?
 - More complicated hardware = more power consumed, slower
- So we combine the two ideas:
 - Each address maps to exactly one set
 - Each set can store block in more than one way within the set










Cache Associativity (E)

Note: The textbook uses "b" for offset bits

- * Associativity (E): number of ways to store in each set
 - Such a cache is called an "E-way set associative cache"
 - We now index into cache *sets*, of which there are S = C/K/E
 - Use lowest $\log_2(C/K/E) = s$ bits of block address
 - <u>Direct-mapped</u>: E = 1, so $s = \log_2(C/K)$ as we saw previously
 - Fully associative: E = C/K, so s = 0 bits



16 bits



Example Placement

block size: 16 B 8 blocks capacity: address:

- * Where would data from address 0×1833 be placed?
 - Binary: 0b 0001 1000 0011 0011

t = m - s - k $s = \log_2(C/K/E)$ $\mathbf{k} = \log_2(K)$ *m*-bit address: Offset (k) Tag (t)Index (s)

S = ?Direct-mapped

Set	Tag	Data
0		
1		
2		
3		
4		
1 2 3 4 5 6		
6		
7		

s = ?2-way set associative

Set	Tag	Data
0		
1		
2		
3		

s = ?4-way set associative

Set	Tag	Data
0		
1		

Block Placement and Replacement


- Any empty block in the correct set may be used to store block
 - Valid bit for each cache block indicates if data is valid (1) or mystery (0) data
- If there are no empty blocks, which one should we <u>replace</u>?
 - No choice for direct-mapped caches
 - Caches typically use something close to least recently used (LRU)
 (hardware usually implements "not most recently used")

Direct-mapped		2-way set associative				4-way set associative					
Set	V	Tag	Data	Set	V	Tag	Data	Set	V	Tag	Data
0				0						,	
1								0			
2				1				O			
3											
4				2							
5								1			
6				2				1			
7 [3							

Polling Questions

- We have a cache of size 2 KiB with block size of 128 B. If our cache has 2 sets, what is its associativity?
 - Vote in Ed Lessons
 - A. 2
 - B. 4
 - **C.** 8
 - D. 16
 - E. We're lost...
- If addresses are 16 bits wide, how wide is the Tag field?

General Cache Organization (S, E, K)



Notation Review

- We just introduced a lot of new variable names!
 - Please be mindful of block size notation when you look at past exam questions or are watching videos

Parameter	Variable	Formulas				
Block size	K (B in book)					
Cache size	С	$M = 2m \wedge m = \log M$				
Associativity	E	$M = 2^{m} \leftrightarrow m = \log_2 M$ $S = 2^{s} \leftrightarrow s = \log_2 S$				
Number of Sets	S	$K = 2^{\mathbf{k}} \leftrightarrow \mathbf{k} = \log_2 K$				
Address space	M	$C = K \times E \times S$				
Address width	m	$\mathbf{s} = \log_2(C/K/E)$				
Tag field width		m = t + s + k				
Index field width	S					
Offset field width	k (b in book)					

Example Cache Parameters Problem

1 KiB address space, 125 cycles to go to memory. Fill in the following table:

Cache Size	64 B
Block Size	8 B
Associativity	2-way
Hit Time	3 cycles
Miss Rate	20%
Tag Bits	
Index Bits	
Offset Bits	
AMAT	

Locate set

Check if any line in set

is valid and has

Cache Read

valid bit


E = blocks/lines per setmatching tag: hit 3) Locate data starting at offset Address of byte in memory: **t** bits s bits **k** bits S = # setsblock tag set $= 2^{s}$ offset index data begins at this offset *K*-1 Tag

K =bytes per block

Example: Direct-Mapped Cache (E = 1) (step 1)

Direct-mapped: One line per set


Block Size K = 8 B



Example: Direct-Mapped Cache (E = 1) (step 2)

Direct-mapped: One line per set

Block Size K = 8 B




- 1) Locate set
- 2) Check if any line in set is <u>valid</u> and has <u>matching tag: hit</u>
- 3) Locate data starting at offset

Example: Direct-Mapped Cache (E = 1) (step 3)

Direct-mapped: One line per set


Block Size K = 8 B



No match? Then old line gets evicted and replaced


- matching tag: hit
- B) Locate data starting at <u>offset</u>

Example: Set-Associative Cache (E = 2) (step 1)




1) Locate set

Example: Set-Associative Cache (E = 2) (step 2)



at offset

Example: Set-Associative Cache (E = 2) (step 3)



- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...
- matching tag: hit
- Locate data starting at <u>offset</u>

Types of Cache Misses: 3 C's!

- Compulsory (cold) miss
 - Occurs on first access to a block
- Conflict miss
 - Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
 - e.g. referencing blocks 0, 8, 0, 8, ... could miss every time
 - Direct-mapped caches have more conflict misses than E-way set-associative (where E > 1)
- Capacity miss
 - Occurs when the set of active cache blocks (the working set)
 is larger than the cache (just won't fit, even if cache was fullyassociative)
 - Note: Fully-associative only has Compulsory and Capacity misses

Example Code Analysis Problem

- Assuming the cache starts <u>cold</u> (all blocks invalid) and sum, i, and j are stored in registers, calculate the **miss rate**:
 - m = 12 bits, C = 256 B, K = 32 B, E = 2

```
#define SIZE 8
long ar[SIZE][SIZE], sum = 0; // &ar=0x800
for (int i = 0; i < SIZE; i++)
for (int j = 0; j < SIZE; j++)
sum += ar[i][j];
```