

x86-64 Programming II

CSE 351 Winter 2022

Instructor:

Sam Wolfson

Teaching Assistants:

Angela Xu

Anirudh Kumar

Catherine Guevara

Dara Stotland

Harrison Bay

Ian Hsiao

Kevin Wang

Mara Kirdani-Ryan

Nick Durand

Sanjana Sridhar



Relevant Course Information

- ❖ hw6 due tonight
- ❖ Lab 1b due tonight
 - Submit on Gradescope before 11:59pm
 - Make sure that your code compiles, and that you submitted all the files!
 - Weekend counts as one late day
 - Last chance to submit is Monday at 11:59pm
- ❖ Lab 2 (x86-64) released today
 - Learn to trace x86-64 assembly and use GDB
 - We'll give some tips & tricks in section next week

File Check (0.0/0.0)

```
[FOUND] aisle_manager.c
[FOUND] store_client.c
[FOUND] lab1Bsynthesis.txt
```

Compilation and Execution Issues (0.0/0.0)

```
make: no issues found (does not imply correctness)
```

Extra Credit

- ❖ All labs starting with Lab 2 have extra credit portions
 - These are meant to be fun extensions to the labs
- ❖ Extra credit points *don't* affect your lab grades
 - From the course policies: “they will be accumulated over the course and will be used to bump up borderline grades at the end of the quarter.”
 - Make sure you finish the rest of the lab before attempting any extra credit

Arithmetic Example

these are conventions;
nothing "special" about rdi, rsi

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

```
long simple_arith(long x, long y)
{
    long t1 = x + y;
    long t2 = t1 * 3;
    return t2;
}
```

8B values

Compiler knows t1 and t2 are unused, so it optimizes to:

```
y += x;
y *= 3;
long r = y;
return r;
```

```
simple_arith:
    addq    %rdi, %rsi
    imulq   $3, %rsi
    movq    %rsi, %rax
    ret
```

Example of Basic Addressing Modes

```
void swap(long* xp, long* yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq    (%rdi), %rax
    movq    (%rsi), %rdx
    movq    %rdx, (%rdi)
    movq    %rax, (%rsi)
    ret
```

Compiler Explorer:


<https://godbolt.org/z/zc4Pcq>

Understanding swap()


```
void swap(long* xp, long* yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq    (%rdi), %rax
    movq    (%rsi), %rdx
    movq    %rdx, (%rdi)
    movq    %rax, (%rsi)
    ret
```

Registers




Memory



Register Variable

%rdi	⇔	xp
%rsi	⇔	yp
%rax	⇔	t0
%rdx	⇔	t1

Understanding swap()



swap:

```

1 movq    (%rdi), %rax    # t0 = *xp
2 movq    (%rsi), %rdx    # t1 = *yp
3 movq    %rdx, (%rdi)    # *xp = t1
4 movq    %rax, (%rsi)    # *yp = t0
ret

```

Complete Memory Addressing Modes

❖ General:

- $D(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S + D]$
 - Rb : Base register (any register)
 - Ri : Index register (any register except `%rsp`)
 - S : Scale factor (1, 2, 4, 8) – *why these numbers?*
 - D : Constant displacement value (a.k.a. immediate)

❖ Special cases (see CSPP Figure 3.3 on p.181)

- $D(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D] \quad (S=1)$
- $(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S] \quad (D=0)$
- $(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]] \quad (S=1, D=0)$
- $(, Ri, S) \quad \text{Mem}[\text{Reg}[Ri] * S] \quad (Rb=0, D=0)$

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

$D(Rb, Ri, S) \rightarrow$

$\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S + D]$

↑ ignore the memory access for now

Expression	Address Computation	Address (8 bytes wide)
$\overset{D}{0x8}(\overset{Rb}{\%rdx})$	$0x8 + rdx = 0x8 + 0xf000$	$0xf008$
$(\overset{Rb}{\%rdx}, \overset{Ri}{\%rcx})$	$rdx + rcx = 0xf000 + 0x100$	$0xf100$
$(\overset{Rb}{\%rdx}, \overset{Ri}{\%rcx}, \overset{S}{4})$	$rdx + rcx * 4 = 0xf000 + 0x400$	$0xf400$
$\overset{D}{0x80}(\overset{Ri}{}, \overset{Rb}{\%rdx}, \overset{S}{2})$	$0x80 + rdx * 2 = 0x80 + 0xf000 * 2$	$0x1e080$

Summary

- ❖ x86-64 is a complex instruction set computing (CISC) architecture
 - There are 3 types of operands in x86-64
 - Immediate, Register, Memory
 - There are 3 types of instructions in x86-64
 - Data transfer, Arithmetic, Control Flow

Reading Review

❖ Terminology:

- Address Computation Instruction (`leaq`)
- Condition codes: Carry Flag (CF), Zero Flag (ZF), Sign Flag (SF), and Overflow Flag (OF)
- Test (`test`) and compare (`cmp`) assembly instructions
- Jump (`j*`) and set (`set*`) families of assembly instructions

❖ Questions from the Reading?

Review Questions

- ❖ Which of the following x86-64 instructions correctly calculates $\%rax = 9 * \%rdi$?

- A. ~~leaq~~ (~~,~~ ~~%rdi~~, 9), ~~%rax~~ invalid: S must be 1, 2, 4, or 8 $rdi * 9$
- B. ~~movq~~ (~~,~~ ~~%rdi~~, 9), ~~%rax~~ $Mem[rdi * 9]$
- C. leaq (%rdi, %rdi, 8), %rax dereference memory $rdi + rdi * 8$ (we just want the register's value directly)
- D. ~~movq~~ (%rdi, %rdi, 8), %rax $Mem[rdi + rdi * 8]$

- ❖ If $\%rsi$ is 0x B0BACAFE 1EE7 F0 0D, what is its value after executing **movswl %si, %esi**?

sign-extend ↗ 2B 4B

msb of 0xF00D is a 1, so we extend that:

0x 00000000 FFFFFF0D

note: weird x86-64 behavior also zeroes out upper 4B when extending into a 32-bit register

Address Computation Instruction




❖ `leaq src, dst`

- "lea" stands for *load effective address*
- `src` is address expression (any of the formats we've seen)
- `dst` is a register
- Sets `dst` to the *address* computed by the `src` expression (*does not go to memory! – it just does math*)
- Example: `leaq (%rdx,%rcx,4), %rax`

❖ Uses:

- Computing addresses without a memory reference
 - e.g., translation of `p = &x[i];`
- Computing arithmetic expressions of the form $x + k * i + d$
 - Though `k` can only be 1, 2, 4, or 8

Example: lea vs. mov



Arithmetic Example

```

long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}

```

```

arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq    %rcx, %rax
    ret

```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rdx	3 rd argument (z)

❖ Interesting Instructions

- leaq: “address” computation
- salq: shift
- imulq: multiplication
 - Only used once!

Arithmetic Example

```

long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}

```

Register	Use(s)
%rdi	x
%rsi	y
%rdx	z, t4
%rax	t1, t2, rval
%rcx	t5

```

arith:
    leaq    (%rdi,%rsi), %rax    # rax/t1    = x + y
    addq    %rdx, %rax          # rax/t2    = t1 + z
    leaq    (%rsi,%rsi,2), %rdx  # rdx      = 3 * y
    salq    $4, %rdx            # rdx/t4    = (3*y) * 16
    leaq    4(%rdi,%rdx), %rcx   # rcx/t5    = x + t4 + 4
    imulq   %rcx, %rax          # rax/rval   = t5 * t2
    ret

```


Move extension: `movz` and `movs`

`movz__ src, regDest` # Move with zero extension

`movs__ src, regDest` # Move with sign extension

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (`movz`) or **sign bit** (`movs`)

`movzSD` / `movsSD`:

S – size of source (**b** = 1 byte, **w** = 2)

D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

Example:

`movzbq %al, %rbx`

zero
extend

↑ 1B 8B

0x??	0x??	0x??	0x??	0x??	0x??	0x??	0xFF	←%rax
0x00	0x00	0x00	0x00	0x00	0x00	0x00	0xFF	←%rbx

Move extension: `movz` and `movs`

`movz__ src, regDest` # Move with zero extension

`movs__ src, regDest` # Move with sign extension

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (`movz`) or **sign bit** (`movs`)

`movzSD` / `movsSD`:

S – size of source (**b** = 1 byte, **w** = 2)

D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

Note: In x86-64, any instruction that generates a 32-bit (long word) value for a register also sets the high-order portion of the register to 0. Good example on p. 184 in the textbook.

Example:

`movsbl (%rax), %ebx`

Copy 1 byte from memory into 8-byte register & sign extend it

0x00 0x00 0x7F 0xFF 0xC6 0x1F 0xA4 0xE8 ← %rax

... 0x?? 0x?? 0x80 0x?? 0x?? 0x?? ... ← MEM

0x00 0x00 0x00 0x00 0xFF 0xFF 0xFF 0x80 ← %rbx

Summary

- ❖ **Memory Addressing Modes:** The addresses used for accessing memory in `mov` (and other) instructions can be computed in several different ways
 - *Base register, index register, scale factor, and displacement* map well to pointer arithmetic operations
- ❖ Control flow in x86 determined by Condition Codes

Conditionals and Control Flow


- ❖ Conditional branch/*jump*
 - Jump to somewhere else if some *condition* is true, otherwise execute next instruction
- ❖ Unconditional branch/*jump*
 - *Always* jump when you get to this instruction
- ❖ Together, they can implement most control flow constructs in high-level languages:
 - **if** (*condition*) **then** {...} **else** {...}
 - **while** (*condition*) {...}
 - **do** {...} **while** (*condition*)
 - **for** (*initialization*; *condition*; *iterative*) {...}
 - **switch** {...}

x86 Control Flow

- ❖ **Condition codes**
- ❖ **Conditional and unconditional branches**
- ❖ **Loops**
- ❖ **Switches**

Processor State (x86-64, partial)


- ❖ Information about currently executing program
 - Temporary data (`%rax`, ...)
 - Location of runtime stack (`%rsp`)
 - Location of current code control point (`%rip`, ...)
 - Status of recent tests (**CF**, **ZF**, **SF**, **OF**)
 - Single bit registers:



Condition Codes (Implicit Setting)

❖ *Implicitly* set by **arithmetic** operations


- (think of it as side effects)
- Example: **addq** src, dst \leftrightarrow **r** = d+s
- **CF=1** if carry out from MSB (*unsigned* overflow)
- **ZF=1** if **r**==0
- **SF=1** if **r**<0 (if MSB is 1)
- **OF=1** if *signed* overflow (*sign of s, d match and are not the same sign as r*)
(s>0 && d>0 && r<0) || (s<0 && d<0 && r>=0)
- **Not set by lea instruction (beware!)**



Condition Codes (Explicit Setting: Compare)

❖ Explicitly set by **Compare** instruction

- **cmpq** src1, src2
- **cmpq** a, b sets flags based on $b-a$, but doesn't store
- **CF=1** if carry out from MSB (good for *unsigned* comparison)
- **ZF=1** if $a==b$
- **SF=1** if $(b-a) < 0$ (if MSB is 1)
- **OF=1** if *signed* overflow
 $(a > 0 \ \&\& \ b < 0 \ \&\& \ (b-a) > 0) \ ||$
 $(a < 0 \ \&\& \ b > 0 \ \&\& \ (b-a) < 0)$



Condition Codes (Explicit Setting: Test)

❖ Explicitly set by **Test** instruction

- **testq** src2, src1
- **testq** a, b sets flags based on $a \& b$, but doesn't store
 - Useful to have one of the operands be a *mask*
- Can't have carry out (**CF**) or overflow (**OF**)
- **ZF=1** if $a \& b == 0$
- **SF=1** if $a \& b < 0$ (signed)

