


## Cache Organization (3)

**Note:** The textbook uses “b” for offset bits

- ❖ **Associativity ( $E$ ):** number of ways to store in each set
  - Such a cache is called an “ $E$ -way set associative cache”
  - We now index into cache sets, of which there are  $S = C/K/E$
  - Use lowest  $\log_2(C/K/E) = s$  bits of block address
    - Direct-mapped:  $E = 1$ , so  $s = \log_2(C/K)$  as we saw previously
    - Fully associative:  $E = C/K$ , so  $s = 0$  bits



8

## Example Placement


block size $K$ :	16 B
Capacity $C/K$ :	8 blocks
Address $m$ :	16 bits

- ❖ Where would data from address  $0 \times 1833$  be placed?

- Binary: 0b 0001 1000 0011 0011

$t = m - s - k$      $s = \log_2(C/K/E)$      $k = \log_2(K)$

$m$ -bit address:    Tag ( $t$ )    Index ( $s$ )    Offset ( $k$ )



9

## Polling Questions

- ❖ We have a cache of size 2 KiB with block size of 128 B. If our cache has 2 sets, what is its associativity?


- Vote at <https://PollEv.com/wolfson>

- A. 2
- B. 4
- C. 8
- D. 16
- E. We're lost...

- ❖ If addresses are 16 bits wide, how wide is the Tag field?

11

## General Cache Organization ( $S, E, K$ )



12

## Notation Review

- ❖ We just introduced a lot of new variable names!
  - Please be mindful of block size notation when you look at past exam questions or are watching videos

Parameter	Variable	Formulas
Block size	$K$ ( $B$ in book)	$M = 2^m \leftrightarrow m = \log_2 M$ $S = 2^s \leftrightarrow s = \log_2 S$ $K = 2^k \leftrightarrow k = \log_2 K$
Cache size	$C$	
Associativity	$E$	
Number of Sets	$S$	
Address space	$M$	$C = K \times E \times S$ $s = \log_2(C/K/E)$ $m = t + s + k$
Address width	$m$	
Tag field width	$t$	
Index field width	$s$	
Offset field width	$k$ ( $b$ in book)	

13

## Example Cache Parameters Problem

- ❖ 1 KiB address space, 125 cycles to go to memory.  
Fill in the following table:

Cache Size $C$	64 B
Block Size $K$	8 B
Associativity $E$	2-way
Hit Time	3 cycles
Miss Rate	20%
Tag Bits	
Index Bits	
Offset Bits	
AMAT	

14

## Types of Cache Misses: 3 C's!

- ❖ **Compulsory** (cold) miss
  - Occurs on first access to a block
- ❖ **Conflict** miss
  - Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
    - e.g., referencing blocks 0, 8, 0, 8, ... could miss every time
  - Direct-mapped caches have more conflict misses than  $E$ -way set-associative (where  $E > 1$ )
- ❖ **Capacity** miss
  - Occurs when the set of active cache blocks (the **working set**) is larger than the cache (just won't fit, even if cache was *fully-associative*)
  - **Note:** *Fully-associative* only has Compulsory and Capacity misses

22

## Example Code Analysis Problem

- ❖ Assuming the cache starts cold (all blocks invalid) and `sum`, `i`, and `j` are stored in registers, calculate the **miss rate**:
  - $m = 10$  bits,  $C = 64$  B,  $K = 8$  B,  $E = 2$

```
#define SIZE 8
short ar[SIZE][SIZE], sum = 0; // &ar=0x200
for (int i = 0; i < SIZE; i++)
    for (int j = 0; j < SIZE; j++)
        sum += ar[j][i];
```

23