

# x86-64 Programming II

CSE 351 Summer 2022

## Instructor:

Kyrie Dowling

## Teaching Assistants:

Aakash Srazali

Allie Pflieger

Ellis Haker



# Relevant Course Information

- ❖ hw6 due tonight
- ❖ hw7 due Wed
  
- ❖ Lab 1b due tonight
  - Submit on Gradescope before 11:59pm
  - Make sure that your code compiles, and that you submitted all the files!
  
- ❖ Lab 2 (x86-64) is out
  - Check out the announcement post on Ed for more details
  - Section this week has more info!

## File Check (0.0/0.0)

```
[FOUND] aisle_manager.c  
[FOUND] store_client.c  
[FOUND] lab1BSynthesis.txt
```

## Compilation and Execution Issues (0.0/0.0)

```
make: no issues found (does not imply correctness)
```

# Relevant Course Information

- ❖ Unit Portfolio 1 is out
  - Due Friday at 11:59 pm
  - Submit on *Canvas* **not** on Gradescope!
  - Low-stakes, record your submission how ever is most comfortable for you
  - More info on the course website

# Extra Credit

- ❖ All labs starting with Lab 2 have extra credit portions
  - These are meant to be fun extensions to the labs
- ❖ Extra credit points *don't* affect your lab grades
  - From the course policies: “they will be accumulated over the course and will be used to bump up borderline grades at the end of the quarter.”
  - Make sure you finish the rest of the lab before attempting any extra credit

# Arithmetic Example

Register	Use(s)
<u>%rdi</u>	1 <sup>st</sup> argument (x)
<u>%rsi</u>	2 <sup>nd</sup> argument (y)
<u>%rax</u>	return value

*Convention!*

```

long simple_arith(long x, long y)
{
    long t1 = x + y;
    long t2 = t1 * 3;
    return t2;
}
    
```

*don't actually need new variables!*

```

y += x;
y *= 3;
long r = y;
return r;
    
```

*must return in %rax*

```

simple_arith:
    addq    %rdi, %rsi
    imulq   $3,  %rsi
    movq   %rsi, %rax
    ret
    
```

*#return*

# Example of Basic Addressing Modes

```
void swap(long* xp, long* yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```


```
swap:  instr      src      ,      dst
      movq    (%rdi), %rax
      movq    (%rsi), %rdx
      movq    %rdx, (%rdi)
      movq    %rax, (%rsi)
      ret
```

Compiler Explorer:

<https://godbolt.org/z/zc4Pcq>

# Understanding swap ()

```
void swap(long* xp, long* yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```




```
swap:
    movq    (%rdi), %rax
    movq    (%rsi), %rdx
    movq    %rdx, (%rdi)
    movq    %rax, (%rsi)
    ret
```

Handwritten red annotations: 'memory operands' with arrows pointing to the memory addresses in the first two instructions, and 'register operands' with arrows pointing to the registers in the same instructions.

Register	Variable
%rdi	↔ xp
%rsi	↔ yp
%rax	↔ t0
%rdx	↔ t1

# Understanding swap ()



swap:

```

① movq (%rdi), %rax # t0 = *xp
② movq (%rsi), %rdx # t1 = *yp
③ movq %rdx, (%rdi) # *xp = t1
④ movq %rax, (%rsi) # *yp = t0
ret

```

# Complete Memory Addressing Modes

$$ar[i] \leftrightarrow *(ar + i) \rightarrow \text{Mem}[ar + i * \text{sizeof}(\text{data type})]$$

## ❖ General:

$$\blacksquare D(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S + D]$$

- Rb: Base register (any register)
- Ri: Index register (any register except %rsp)
- S: Scale factor (1, 2, 4, 8) – *why these numbers? data type width*
- D: Constant displacement value (a.k.a. immediate)

## ❖ Special cases (see CSPP Figure 3.3 on p.181)

$$\blacksquare D(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D] \quad (S=1)$$

$$\blacksquare (Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S] \quad (D=0)$$

$$\blacksquare (Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]] \quad (S=1, D=0)$$

$$\blacksquare (, Ri, S) \quad \text{Mem}[\text{Reg}[Ri] * S] \quad (Rb=0, D=0)$$

*↑ so reg name not interpreted as Rb*

# Address Computation Examples

%rdx	0xf000
%rcx	0x0100

$D(Rb, Ri, S) \rightarrow$   
 $Mem[Reg[Rb] + Reg[Ri] * S + D]$   
 ↑ ignore the memory access for now

Expression	Address Computation	Address (8 bytes wide)
<sup>D</sup> 0x8 ( <sup>Rb</sup> %rdx)	$Reg[Rb] + D = 0xf000 + 0x08$	0xf008
( <sup>Rb</sup> %rdx, <sup>Ri</sup> %rcx)	$Reg[Rb] + Reg[Ri] * 1$	0xf100
( <sup>Rb</sup> %rdx, <sup>Ri</sup> %rcx, <sup>S</sup> 4)	$Reg[Rb] + Reg[Ri] * 4$	0xf400
0x80 ( <sup>D</sup> , <sup>Ri</sup> %rdx, <sup>S</sup> 2)	$Reg[Ri] * 2 + D$	0x1e080

$0xf000 * 2$   
 $0xf000 \ll 1 = 0x1e000$

# Reading Review

- ❖ Terminology:
  - Address Computation Instruction (`leaq`)
  - Condition codes: Carry Flag (CF), Zero Flag (ZF), Sign Flag (SF), and Overflow Flag (OF)
  - Test (`test`) and compare (`cmp`) assembly instructions
  - Jump (`j*`) and set (`set*`) families of assembly instructions
  
- ❖ Questions from the Reading?

# Review Questions

❖ Which of the following x86-64 instructions correctly calculates  $\%rax = 9 * \%rdi$ ?

*no memory access so must be lea  
SE {1, 2, 4, 8}*

- A. `leaq (, %rdi, 9), %rax` *invalid syntax*
- B. `movq (, %rdi, 9), %rax` *invalid syntax*
- C. `leaq (%rdi, %rdi, 8), %rax`  *$\%rax = 9 * \%rdi$*
- D. `movq (%rdi, %rdi, 8), %rax`  *$\%rax = Mem[9 * \%rdi]$*

❖ If  $\%rsi$  is  $0x B0BACAFE \underline{1EE7 F0 0D}$ , what is its value after executing `movswl  $\%si$ ,  $\%esi$` ?

*MSB of %si is a 1*  
*sign extension*  
*destination is 4 bytes*  
*source is 2 bytes*


<u>0x 0000 0000</u>	<u>FFFF</u>	<u>F00D</u>
<i>x86-64 rule for when dot is 32 bits</i>	<i>sign extension</i>	<i>original data</i>

# Address Computation Instruction

- ❖  $\text{leaq } \overset{\text{"Mem"}}{\text{src}}, \overset{\text{Reg}}{\text{dst}}$ 
  - "lea" stands for *load effective address*
  - src is address expression (any of the formats we've seen)
  - dst is a register *calculates  $\text{Reg}[\text{Rb}] + \text{Reg}[\text{Ri}] * \text{s} + \text{D}$  (no Mem[])*
  - Sets dst to the *address* computed by the src expression  
(*does not go to memory! – it just does math*)
  - Example: `leaq (%rdx,%rcx,4), %rax`
- ❖ Uses:
  - Computing addresses without a memory reference
    - e.g., translation of `p = &x[i];` *← address of op*
  - Computing arithmetic expressions of the form  $\overset{\text{Reg}[\text{Rb}] + \text{Reg}[\text{Ri}] * \text{s} + \text{D}}{x + k * i + d}$ 
    - Though k can only be 1, 2, 4, or 8



# Example: lea vs. mov



<sup>Rb</sup> leaq	<sup>Ri</sup> (%rdx, %rcx, 4)	<sup>S</sup> %rax	→ 0x110 ("addr")
movq	(%rdx, %rcx, 4)	%rbx	→ 0x8 (data)
leaq	(%rdx)	%rdi	→ 0x100 ("addr")
movq	(%rdx)	%rsi	→ 0x1 (data)

# Arithmetic Example

```

long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
    
```

Register	Use(s)
%rdi	1 <sup>st</sup> argument (x)
%rsi	2 <sup>nd</sup> argument (y)
%rdx	3 <sup>rd</sup> argument (z)

```

arith:
    leaq    (%rdi,%rsi), %rax #rax = x + y (+1)
    addq   %rdx, %rax      #rax = x + y + z (t2)
    leaq   (%rsi,%rsi,2), %rdx #rdx = 3y
    salq   $4, %rdx        #rdx = 3y * 2^4 = 48y (t4)
    leaq   4(%rdi,%rdx), %rcx
    imulq  %rcx, %rax
    ret
    
```

## Interesting Instructions

- leaq: "address" computation
- salq: shift
- imulq: multiplication
  - Only used once!

# Arithmetic Example

```

long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}

```

Register	Use(s)
%rdi	x
%rsi	y
%rdx	z, t4
%rax	t1, t2, rval
%rcx	t5

*limited registers, get reused!*

```

arith:
    leaq    (%rdi,%rsi), %rax    # rax/t1    = x + y
    addq   %rdx, %rax          # rax/t2    = t1 + z
    leaq   (%rsi,%rsi,2), %rdx  # rdx       = 3 * y
    salq   $4, %rdx           # rdx/t4    = (3*y) * 16
    leaq   4(%rdi,%rdx), %rcx   # rcx/t5    = x + t4 + 4
    imulq  %rcx, %rax          # rax/rval  = t5 * t2
    ret

```

# Move extension: movz and movs

*2 width specifiers (b, w, l, q)*  
*1 2 4 8*

movz         src, regDest # Move with zero extension

movs         src, regDest # Move with sign extension

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (movz) or **sign bit** (movs)

movzSD / movsSD:


S – size of source (**b** = 1 byte, **w** = 2)

D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

Example: *8 bytes*

```
movzq %al, %rbx
```

*zero-extend* → *1 byte*



*← zero-extend*

# Move extension: movz and movs

```
movz __ src, regDest    # Move with zero extension
movs __ src, regDest    # Move with sign extension
```

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (`movz`) or **sign bit** (`movs`)

`movzSD` / `movsSD`:

S – size of source (**b** = 1 byte, **w** = 2)



D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

**Note:** In x86-64, any instruction that generates a 32-bit (long word) value for a register also sets the high-order portion of the register to 0. Good example on p. 184 in the textbook.

Example:

```
movsbl (%rax), %ebx
```

Copy 1 byte from memory into 8-byte register & sign extend it



← automatically zeroed out      ← Sign extended

# Control Flow

Register	Use(s)
%rdi	1 <sup>st</sup> argument (x)
%rsi	2 <sup>nd</sup> argument (y)
%rax	return value

```
long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}
```

```
max:
    ???
    movq    %rdi, %rax
    ???
    ???
    movq    %rsi, %rax
    ???
    ret
```



# Control Flow

Register	Use(s)
%rdi	1 <sup>st</sup> argument (x)
%rsi	2 <sup>nd</sup> argument (y)
%rax	return value

```

long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}
    
```

**Conditional jump**

**Unconditional jump**

```

max:  if TRUE
      if x <= y then jump to else
      if FALSE
      movq %rdi, %rax
      jmp to done
else:
      movq %rsi, %rax
done:
      ret
    
```


# Conditionals and Control Flow

- ❖ Conditional branch/*jump*
  - Jump to somewhere else if some *condition* is true, otherwise execute next instruction
- ❖ Unconditional branch/*jump*
  - *Always* jump when you get to this instruction
- ❖ Together, they can implement most control flow constructs in high-level languages:
  - **if** (*condition*) **then** {...} **else** {...}
  - **while** (*condition*) {...}
  - **do** {...} **while** (*condition*)
  - **for** (*initialization*; *condition*; *iterative*) {...}
  - **switch** {...}

# Processor State (x86-64, partial)

- ❖ Information about currently executing program
  - Temporary data ( `%rax`, ... )
  - Location of runtime stack ( `%rsp` )
  - Location of current code control point ( `%rip`, ... )
  - Status of recent tests ( **CF**, **ZF**, **SF**, **OF** )
    - Single bit registers:

## Registers




current top of the Stack



Program Counter (Instruction pointer)

Carry zero sign overflow



Condition Codes

# Condition Codes (Implicit Setting)

## ❖ *Implicitly* set by **arithmetic** operations

- (think of it as side effects)

- Example: **addq** src, dst  $\leftrightarrow$  **r** = d+s

- **CF=1** if carry out from MSB (*unsigned* overflow)

- **ZF=1** if  $r==0$

- **SF=1** if  $r < 0$  (if MSB is 1)

- **OF=1** if *signed* overflow

$(s > 0 \ \&\& \ d > 0 \ \&\& \ r < 0) \ || \ (s < 0 \ \&\& \ d < 0 \ \&\& \ r \geq 0)$

- **Not set by `leaq` instruction (beware!)**

<b>CF</b>	Carry Flag	<b>ZF</b>	Zero Flag	<b>SF</b>	Sign Flag	<b>OF</b>	Overflow Flag
-----------	------------	-----------	-----------	-----------	-----------	-----------	---------------

# Condition Codes (Explicit Setting: Compare)

❖ *Explicitly* set by **Compare** instruction

■ `cmpq src1, src2`  $\Leftrightarrow$  *Subq Src1, Src2*

■ `cmpq a, b` sets flags based on  $b-a$ , but doesn't store

■ **CF=1** if carry out from MSB (good for *unsigned* comparison)

■ **ZF=1** if  $a==b$

■ **SF=1** if  $(b-a) < 0$  (if MSB is 1)

■ **OF=1** if *signed* overflow

$(a > 0 \ \&\& \ b < 0 \ \&\& \ (b-a) > 0) \ ||$

$(a < 0 \ \&\& \ b > 0 \ \&\& \ (b-a) < 0)$



# Condition Codes (Explicit Setting: Test)

## ❖ Explicitly set by **Test** instruction

- **testq** src2, src1
- **testq** a, b sets flags based on a&b, but doesn't store
  - Useful to have one of the operands be a *mask*
- Can't have carry out (**CF**) or overflow (**OF**)
- **ZF=1** if  $a \& b == 0$
- **SF=1** if  $a \& b < 0$  (signed)



# Example Condition Code Setting

- ❖ Assuming that `%a1 = 0x80` and `%b1 = 0x81`, which flags (CF, ZF, SF, OF) are set when we execute **`cmpb %a1, %b1`**?

# Using Condition Codes: Jumping

## ❖ $j^*$ Instructions

- Jumps to **target** (an address) based on condition codes

Instruction	Condition	Description
<code>jmp target</code>	1	Unconditional
<code>je target</code>	ZF	Equal / Zero
<code>jne target</code>	$\sim$ ZF	Not Equal / Not Zero
<code>js target</code>	SF	Negative
<code>jns target</code>	$\sim$ SF	Nonnegative
<code>jg target</code>	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (Signed)
<code>jge target</code>	$\sim (SF \wedge OF)$	Greater or Equal (Signed)
<code>jle target</code>	$(SF \wedge OF) \   \ ZF$	Less or Equal (Signed)
<code>ja target</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned ">")
<code>jb target</code>	CF	Below (unsigned "<")

# Using Condition Codes: Setting

## ❖ `set*` Instructions

- Set low-order byte of `dst` to 0 or 1 based on condition codes
- Does not alter remaining 7 bytes

Instruction	Condition	Description
<code>sete dst</code>	ZF	Equal / Zero
<code>setne dst</code>	$\sim$ ZF	Not Equal / Not Zero
<code>sets dst</code>	SF	Negative
<code>setns dst</code>	$\sim$ SF	Nonnegative
<code>setg dst</code>	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (Signed)
<code>setge dst</code>	$\sim (SF \wedge OF)$	Greater or Equal (Signed)
<code>setl dst</code>	$(SF \wedge OF)$	Less (Signed)
<code>setle dst</code>	$(SF \wedge OF) \   \ ZF$	Less or Equal (Signed)
<code>seta dst</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned ">")
<code>setb dst</code>	CF	Below (unsigned "<")

# Summary

- ❖ **Memory Addressing Modes:** The addresses used for accessing memory in `MOV` (and other) instructions can be computed in several different ways
  - *Base register, index register, scale factor, and displacement* map well to pointer arithmetic operations
- ❖ Control flow in x86 determined by Condition Codes