

Question F6: Structs [10 pts]

For this question, assume a 64-bit machine and the following C struct definition.

```
typedef struct {
    char* title;    // title (e.g. "HW SW INTERFACE")
    char dept[3];  // dept (e.g. "CSE")
    short num;     // course number (e.g. 351)
    int enrolled; // students enrolled
} course;
```

- (A) How much memory, in bytes, does an instance of `course` use? How many of those bytes are *internal* fragmentation and *external* fragmentation? [6 pt]

| <code>sizeof(course)</code> | Internal | External |
|-----------------------------|----------|----------|
| | | |

- (B) Assume that an instance `course c` is allocated on the stack and an array `char ar[]` is allocated 40 bytes below `c` (*i.e.* `&ar + 0x28 == (char*)&c`). Fill in the blanks below with the new ASCII characters stored in `c.dept` after the following loop is executed. Hint: recall that the values `0x30` to `0x39` correspond to the ASCII characters `'0'` to `'9'`. [4 pt]

```
for (int i = 0; i < 52; ++i) {
    ar[i] = i;
}
```

`c.dept[0] :`

'___'

`c.dept[1] :`

'___'

`c.dept[2] :`

'___'

Question F7: Caching [19 pts]

We have 256 KiB of RAM and a 4-KiB L1 data cache that is 2-way set associative with 32-byte blocks and random replacement, write-back, and write allocate policies.

(A) Calculate the TIO address breakdown: [3 pt]

| Tag bits | Index bits | Offset bits |
|----------|------------|-------------|
| | | |

(B) The code snippet below accesses two arrays of doubles. Assuming *i* is stored in a register and the cache starts *cold*, give the memory access pattern (read or write to which elements/addresses) and compute the **miss rate**. [6 pt]

```
#define SIZE 128
double src[SIZE]; // &src = 0x08000 (physical addr)
double dst[SIZE]; // &dst = 0x0E000 (physical addr)
for (int i = 0; i < SIZE; i += 1) {
    dst[i] = src[i];
    src[i] = i;
}
```

| Per Iteration: | Access 1: | Access 2: | Access 3: |
|----------------|-----------|-----------|---------------------------------|
| (circle) → | R / W to | R / W to | R / W to |
| (fill in) → | _____ [i] | _____ [i] | _____ [i] |
| | | | Code Miss Rate: _____ |

(C) For each of the proposed (independent) changes, draw ↑ for “increased”, – for “no change”, or ↓ for “decreased” to indicate the effect on the **miss rate from Part B** for the code above: [8 pt]

Use float instead _____ Double the cache size _____
 Half the associativity _____ No-write allocate _____

(D) Assume it takes 160 ns to get a block of data from main memory. If our L1 data cache has a hit time of 5 ns and a miss rate of 5%, what is our average memory access time (AMAT)? [2 pt]

| |
|----|
| ns |
|----|

Question F8: Processes [18 pts]

- (A) The following function prints out four numbers. In the following blanks, list three possible outcomes: [6 pt]

```

void concurrent(void) {
    int n = 5;
    if (fork()) {
        n++;
        if (fork()) {
            n++;
            wait();
        }
        printf("%d, ", n);
        exit(0);
    } else {
        printf("%d, ", n);
    }
    printf("%d, ", n);
    exit(0);
}
    
```

- (1) _____
 (2) _____
 (3) _____

- (B) For the following examples of exception causes, write “S” for synchronous or “A” for asynchronous from the perspective of the user process. [4 pt]

System call _____ Divide by zero _____
 Segmentation fault _____ Key pressed _____

- (C) Fill in the following blanks with “A” for always, “S” for sometimes, and “N” for never if the following would be different when **context switching** to a *different* process? [4 pt]

Process ID _____ Program _____ PTBR _____ Condition Codes _____

- (D) Is the following statement True or False? Provide a *brief* justification: a single process can execute multiple programs simultaneously. [4 pt]

Circle one: True / False

Justification:

Question F9: Virtual Memory [14 pts]

Our system has the following setup:

- 15-bit virtual addresses and 2 KiB of RAM with 256-byte pages
- A 4-entry fully-associative TLB with LRU replacement
- A PTE contains bits for valid (V), dirty (D), read (R), write (W), and execute (X)

(A) Compute the following values: [8 pt]

page offset width _____ # of TLB sets _____
 # of virtual pages _____ minimum width of PTBR _____

(B) Assuming that the TLB is in the state shown (permission bits: 1 = allowed, 0 = disallowed), give example addresses that will fulfill the following scenarios: [6 pt]

| TLBT | PPN | Valid | D | R | W | X |
|------|-----|-------|---|---|---|---|
| 0x20 | 0xc | 1 | 0 | 1 | 0 | 0 |
| 0x7f | 0xa | 1 | 0 | 1 | 1 | 0 |
| 0x7e | 0xf | 1 | 0 | 1 | 1 | 0 |
| 0x04 | 0xe | 1 | 0 | 1 | 1 | 1 |

A value in %rip that causes a TLB Hit and no exception:

0x

A *write* address that causes a TLB Hit and segmentation fault:

0x

4. Memory Allocation (11 points total)

```
1  #include <stdlib.h>
2  float pi = 3.14;
3
4  int main(int argc, char *argv[]) {
5      int year = 2019;
6      int* happy = malloc(sizeof(int*));
7      happy++;
8      free(happy);
9      return 0;
10 }
```

- a) [3 pts] Consider the C code shown above. Assume that the `malloc` call succeeds and `happy` and `year` are stored in memory (not in a register). Fill in the following blanks with “<” or “>” or “UNKNOWN” to compare the *values* returned by the following expressions just before `return 0`.

`&year` _____ `&main`

`happy` _____ `&happy`

`&pi` _____ `happy`

- b) [4 pts] The code above has two memory-related errors. Use the line numbers in the code to describe what the errors are and where they occur.

Error #1:

Error #2:

- c) [2 pts] (Not related to code at top of page) Give one advantage that next fit placement policy has over a first fit placement policy in an implicit free list implementation.

- d) [2 pts] List two reasons why it would be hard to write a garbage collector for the C programming language.

Reason #1:

Reason #2:

5. (11 points) A Nice Hot Cup of Java

WolfBytes has gotten wind of this fancy new language called “Java” and has decide to re-write their website using it. They’ve written two classes to store information about their CPUs:

```
class CPU {
    float clockSpeed;
    int cacheSize;
    int cacheAssoc;


    int getCores() {
        return 1;
    }
}
```

```
class MultiCoreCPU extends CPU {
    int numberOfCores;
    float[] coreSpeeds = new float[16];

    int getCores() {
        return numberOfCores;
    }

    float[] getCoreSpeeds() {
        return coreSpeeds;
    }
}
```

(a) (4 points) The vtable for CPU is shown below. Annotate the diagram with the *changes* that we would need to make for the vtable of MultiCoreCPU.



You may assume that the alignment for this JVM implementation is the same as C on x86-64, and that fields are stored in memory in the order that they are declared.

(b) (2 points) How much space does an instance of CPU take up?

(b) _____

(c) (3 points) How much space does an instance of MultiCoreCPU take up?

(c) _____

(d) (2 points) Give an example of something that is allowed in C, but *not* in Java, because it would prevent the garbage collector from working properly.