Caches IV

CSE 351 Spring 2022

Instructor: Teaching Assistants:

Ruth Anderson Melissa Birchfield Jacob Christy Alena Dickmann


Kyrie Dowling Ellis Haker Maggie Jiang


Diya Joy Anirudh Kumar Jim Limprasert

Armin Magness Hamsa Shankar Dara Stotland

Jeffery Tian Assaf Vayner Tom Wu

Angela Xu Effie Zheng









http://xkcd.com/908/

Relevant Course Information

- hw16 due Monday (5/09)
- Lab 3 due Wednesday (5/11)
- hw17 due Friday (5/13)
 - Don't wait too long, this is a BIG hw
- hw19 due Monday (5/16)
 - Lab 4 preparation
- Lab 4 coming soon!
 - Cache parameter puzzles and code optimizations

Reading Review

- Terminology:
 - Write-hit policies: write-back, write-through
 - Write-miss policies: write allocate, no-write allocate
 - Cache blocking

What about writes? (Review)


- Multiple copies of data may exist:
 - multiple levels of cache and main memory
- * What to do on a write-hit? (block/data already in \$)
 - Write-through: write immediately to next level
 - Write-back: defer write to next level until line is evicted (replaced)
 - Must track which cache lines have been modified ("dirty bit") < extra management
- * What to do on a write-miss? (block /data not currently in \$)
 - Write allocate: ("fetch on write") load into cache, then execute the write-hit policy
 - · Good if more writes or reads to the location follow
 - No-write allocate: ("write around") just write immediately to next level

Typical caches:

Write-back + Write allocate, usually


Write-through + No-write allocate, occasionally


<u>Note</u>: While unrealistic, this example assumes that all requests have offset 0 and are for a block's worth of data.
















Memory:




Step 1: Bring **F** into cache

Step 2: Write 0xFACE to cache only and set the dirty bit





Memory:



Step: Write 0xFEED to cache only (and set the dirty bit)

1) mov \$0xFACE, (F) 2) mov \$0xFEED, (F) Write Miss Write Hit

Cache: Valid Dirty Tag Block Contents

OxFEED

Memory:

F

OxCAFE

G


OxBEEF






L19: Caches IV





Step 1: Write F back to memory since it is dirty





3) mov (G), %ax
Read Miss

Step 1: Write **F** back to memory since it is dirty

Step 2: Bring **G** into the cache so that we can copy it into %ax


Cache Simulator

- Want to play around with cache parameters and policies? Check out our cache simulator!
 - https://courses.cs.washington.edu/courses/cse351/cachesim/

Way to use:


- Take advantage of "explain mode" and navigable history to test your own hypotheses and answer your own questions
- Self-guided Cache Sim Demo posted along with Section 7
- Will be used in hw19 Lab 4 Preparation

Polling Question



Vote in Ed Lessons





- B. We can reduce conflict misses by increasing associativity

 more options to place docks before


 evictions occur

 C. A write-back cache will save time for code with
- C. A write-back cache will save time for code with good temporal locality on writes get evided, so fewer write-backs
- D. A write-through cache will always match data with the memory hierarchy level below it yes, its main consistency
- E. We're lost...

Optimizations for the Memory Hierarchy


- Write code that has locality!
 - Spatial: access data contiguously
 - Temporal: make sure access to the same data is not too far apart in time
- How can you achieve locality?
 - Adjust memory accesses in *code* (software) to improve miss rate (MR)
 - Requires knowledge of both how caches work as well as your system's parameters
 - Proper choice of algorithm
 - Loop transformations

Example: Matrix Multiplication



Matrices in Memory

- How do cache blocks fit into this scheme?
 - Row major matrix in memory:



COLUMN of matrix (blue) is spread among cache blocks shown in red

Naïve Matrix Multiply

```
# move along rows of A
for (i = 0; i < n; i++)
  # move along columns of B
  for (j = 0; j < n; j++)
    # EACH k loop reads row of A, col of B
    # Also read & write c(i,j) n times
    for (k = 0; k < n; k++)
       c[i*n+j] += a[i*n+k] * b[k*n+j];
    (4) Write (quaranteed) 3 Read
                         W Read
     C(i,j)
                C(i,j)
                            A(i,:)
                                       Billrows for cold
```

Cache Miss Analysis (Naïve)




- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles

■ Cache block size K = 64 B = 8 doubles 8 natrix elements per

 \not Cache size $C \ll n$ (much smaller than n)




$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses





WHHHHI



by the time we get to n+1, block how been kicked out of \$

Cache Miss Analysis (Naïve)

Ignoring

- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
- Each iteration:


Afterwards in cache: (schematic) red showing blocks remaining 8 doubles wide

Cache Miss Analysis (Naïve)

Ignoring matrix c

- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
- Each iteration:

UNIVERSITY of WASHINGTON



* Total misses:
$$\frac{9n}{8} \times n^2 = \frac{9}{8}n^3$$
once per product matrix element

Linear Algebra to the Rescue (1)

This is extra (non-testable) material

- Can get the same result of a matrix multiplication by splitting the matrices into smaller submatrices (matrix "blocks")
- For example, multiply two 4×4 matrices:

$$A = \begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ with } B \text{ defined similarly.}$$

$$AB = \begin{bmatrix} (A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\ (A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22}) \end{bmatrix}$$

Linear Algebra to the Rescue (2)

This is extra (non-testable) material

C ₁₁	C ₁₂	C ₁₃	C ₁₄
C ₂₁	C ₂₂	C ₂₃	C ₂₄
C ₃₁	C ₃₂	C ₄₃	C ₃₄
C ₄₁	C ₄₂	C ₄₃	C ₄₄

A ₁₁	A ₁₂	A ₁₃	A ₁₄
A_{21}	A ₂₂	A ₂₃	A ₂₄
A ₃₁	A ₃₂	A ₃₃	A ₃₄
A ₄₁	A ₄₂	A ₄₃	A ₁₄₄


B ₁₁	(B ₁₂)	B ₁₃	B ₁₄
B ₂₁	B ₂₂	B ₂₃	B ₂₄
B ₃₂	B ₃₂	B ₃₃	B ₃₄
B ₄₁	B ₄₂	B ₄₃	B ₄₄

Matrices of size $n \times n$, split into 4 blocks of size r (n=4r)

$$C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_{k} A_{2k} B_{k2}$$

- Multiplication operates on small "block" matrices
 - Choose size so that they fit in the cache!
 - This technique called "cache blocking"

Blocked Matrix Multiply



Blocked version of the naïve algorithm:

 \blacksquare r = block matrix size (assume r divides n evenly)


Cache Miss Analysis (Blocked)

Ignoring matrix C


- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks $(r \times r)$ fit into cache: $3r^2 < C$

r² elements per block, 8 per cache block





n/r blocks in row and column



Cache Miss Analysis (Blocked)

Ignoring matrix c

n/r blocks

- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks $(r \times r)$ fit into cache: $3r^2 < C$

 r^2 elements per block, 8 per cache block





• $\frac{r^2}{8}$ misses per block

$$\frac{2n}{r} \times \frac{r^2}{8} = \frac{nr}{4}$$

n/r blocks in row and column

Afterwards in cache (schematic)





Cache Miss Analysis (Blocked)


Ignoring

n/r blocks

- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks $(r \times r)$ fit into cache: $3r^2 < C$


 r^2 elements per block, 8 per cache block





•
$$\frac{2n}{r} \times \frac{r^2}{8} = \frac{nr}{4}$$

Total misses:



Total misses:

Matrix Multiply Visualization

* Here n = 100, C = 32 KiB, r = 30


shaded areas show \$ blocks stored in the \$





≈ 1,020,000 cache misses


Blocked:



≈ 90,000 cache misses

Cache-Friendly Code


- Programmer can optimize for cache performance
 - How data structures are organized
 - How data are accessed
 - Nested loop structure
 - Blocking is a general technique
- All systems favor "cache-friendly code"
 - Getting absolute optimum performance is very platform specific
 - Cache size, cache block size, associativity, etc.
 - Can get most of the advantage with generic code
 - Keep working set reasonably small (temporal locality)
 - Use small strides (spatial locality)
 - Focus on inner loop code



Core i7 Haswell

2.1 GHz

The Memory Mountain



Learning About Your Machine

Linux:

- lscpu
- Is /sys/devices/system/cpu/cpu0/cache/index0/
 - <u>Example</u>: cat /sys/devices/system/cpu/cpu0/cache/index*/size

L19: Caches IV

Windows:

- wmic memcache get <query> (all values in KB)
- Example: wmic memcache get MaxCacheSize
- Modern processor specs: http://www.7-cpu.com/