Memory & Caches I

CSE 351 Spring 2022

Instructor:

Ruth Anderson

Teaching Assistants:

Melissa Birchfield Jacob Christy Alena Dickmann Kyrie Dowling Ellis Haker Maggie Jiang Diya Joy Anirudh Kumar Jim Limprasert **Armin Magness** Hamsa Shankar Dara Stotland Jeffery Tian Assaf Vayner Tom Wu Angela Xu Effie Zheng









Alt text: I looked at some of the data dumps from vulnerable sites, and it was ... bad. I saw emails, passwords, password hints. SSL keys and session cookies. Important servers brimming with visitor IPs. Attack ships on fire off the shoulder of Orion, c-beams glittering in the dark near the Tannhäuser Gate. I should probably patch OpenSSL.

http://xkcd.com/1353/

Relevant Course Information

- hw13 due Monday 5/02
 - Based on the next two lectures, longer than normal
- Midterm (take home, 5/02-5/04)
 - Midterm review problems in section this week
 - Released 11:59pm on Mon 5/02, due 11:59pm Wed 5/04
 - See email sent to class, <u>Ed Post</u>, and <u>exams page</u>
- Lab 3 due Wed 5/11
 - You will have everything you need for this now!
 - Some discussion in section this week
 - Last part of hw15 (due Fri 5/06) is useful for Lab 3

Roadmap

C:

```
car *c = malloc(sizeof(car));
c->miles = 100;
c->gals = 17;
float mpg = get_mpg(c);
free(c);
```

Java:

Memory & data
Integers & floats
x86 assembly
Procedures & stacks
Executables
Arrays & structs

Memory & caches

Processes
Virtual memory
Memory allocation
Java vs. C

Assembly language:

```
get_mpg:
    pushq %rbp
    movq %rsp, %rbp
    ...
    popq %rbp
    ret
```


Machine code:

OS:



Computer system:







Aside: Units and Prefixes (Review)

- Here focusing on large numbers (exponents > 0)
- Note that $10^3 \approx 2^{10}$
- SI prefixes are ambiguous if base 10 or 2
- IEC prefixes are unambiguously base 2

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
10^{3}	Kilo-	K	2 ¹⁰	Kibi-	Ki
10 ⁶	Mega-	M	2 ²⁰	Mebi-	Mi
10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi
10^{12}	Tera-	T	2 ⁴⁰	Tebi-	Ti
10^{15}	Peta-	P	2 ⁵⁰	Pebi-	Pi
10^{18}	Exa-	Е	2 ⁶⁰	Exbi-	Ei
10^{21}	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
10^{24}	Yotta-	Y	2 ⁸⁰	Yobi-	Yi

How to Remember?

- Will be given to you on Final reference sheet
- Mnemonics
 - There unfortunately isn't one well-accepted mnemonic
 - But that shouldn't stop you from trying to come with one!
 - Killer Mechanical Giraffe Teaches Pet, Extinct Zebra to Yodel
 - Kirby Missed Ganondorf Terribly, Potentially Exterminating
 Zelda and Yoshi
 - xkcd: Karl Marx Gave The Proletariat Eleven Zeppelins, Yo
 - https://xkcd.com/992/
 - Post your best on Ed Discussion!

Reading Review

- Terminology:
 - Caches: cache blocks, cache hit, cache miss
 - Principle of locality: temporal and spatial
 - Average memory access time (AMAT): hit time, miss penalty, hit rate, miss rate

Review Questions

- Convert the following to or from IEC:
 - 512 Ki-books
 - 2²⁷ caches
- Compute the average memory access time (AMAT) for the following system properties:
 - Hit time of 1 ns
 - Miss rate of 1%
 - Miss penalty of 100 ns

How does execution time grow with SIZE?


```
int array[SIZE];
int sum = 0;

for (int i = 0; i < 2000000; i++) {
   for (int j = 0; j < SIZE; j++) {
      sum += array[j];
   }
}</pre>
```

Plot:

Execution Time


Actual Data



Making memory accesses fast!


- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
- Program optimizations that consider caches

Processor-Memory Gap



Problem: Processor-Memory Bottleneck

Processor performance doubled about every 18 months



Bus latency / bandwidth evolved much slower



Core 2 Duo:
Can process at least
256 Bytes/cycle



Core 2 Duo:

Bandwidth

2 Bytes/cycle

Latency


100-200 cycles (30-60ns)





Problem: lots of waiting on memory

Problem: Processor-Memory Bottleneck




cycle: single machine step (fixed-time)


Cache 5

- Pronunciation: "cash"
 - We abbreviate this as "\$"
- English: A hidden storage space for provisions, weapons, and/or treasures
- Computer: Memory with short access time used for the storage of frequently or recently used instructions (i-cache/I\$) or data (d-cache/D\$)
 - More generally: Used to optimize data transfers between any system elements with different characteristics (network interface cache, I/O cache, etc.)


General Cache Mechanics (Review)



General Cache Concepts: Hit (Review)



General Cache Concepts: Miss (Review)



Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

CSE351, Spring 2022

block

Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

Temporal locality:


Recently referenced items are *likely* to be referenced again in the near future

Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently



- Recently referenced items are *likely* to be referenced again in the near future
- Spatial locality:
 - Items with nearby addresses tend to be referenced close together in time
- How do caches take advantage of this?



CSE351, Spring 2022

block

Example: Any Locality?

```
sum = 0;
for (i = 0; i < n; i++)
{
   sum += a[i];
}
return sum;</pre>
```

Data:

Temporal: sum referenced in each iteration

Spatial: consecutive elements of array a [] accessed

Instructions:

<u>Temporal</u>: cycle through loop repeatedly

Spatial: reference instructions in sequence

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];


   return sum;
}</pre>
```

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];

   return sum;
}</pre>
```

Layout in Memory




Note: 76 is just one possible starting address of array a

```
M = 3, N=4

a[0][0] a[0][1] a[0][2] a[0][3]

a[1][0] a[1][1] a[1][2] a[1][3]

a[2][0] a[2][1] a[2][2] a[2][3]
```



```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;

   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];


   return sum;
}</pre>
```

```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;

   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];

   return sum;
}</pre>
```

Layout in Memory




```
M = 3, N=4

a[0][0] a[0][1] a[0][2] a[0][3]


a[1][0] a[1][1] a[1][2] a[1][3]

a[2][0] a[2][1] a[2][2] a[2][3]
```



What is wrong with this code?


How can it be fixed?



What is wrong with this code?

How can it be fixed?

Layout in Memory (M = ?, N = 3, L = 4)



Cache Performance Metrics (Review)

- Huge difference between a cache hit and a cache miss
 - Could be 100x speed difference between accessing cache and main memory (measured in clock cycles)
- Miss Rate (MR)
 - Fraction of memory references not found in cache (misses / accesses) = 1 - Hit Rate
- Hit Time (HT)
 - Time to deliver a block in the cache to the processor
 - Includes time to determine whether the block is in the cache
- Miss Penalty (MP)
 - Additional time required because of a miss

Cache Performance (Review)

- Two things hurt the performance of a cache:
 - Miss rate and miss penalty
- Average Memory Access Time (AMAT): average time to access memory considering both hits and misses

L16: Caches

```
AMAT = Hit time + Miss rate × Miss penalty (abbreviated AMAT = HT + MR × MP)
```

- 99% hit rate twice as good as 97% hit rate!
 - Assume HT of 1 clock cycle and MP of 100 clock cycles
 - 97%: AMAT =
 - 99%: AMAT =

CSE351, Spring 2022

Practice Question

Processor specs: 200 ps clock, MP of 50 clock cycles,
 MR of 0.02 misses/instruction, and HT of 1 clock cycle

AMAT =

- Which improvement would be best?
 - A. 190 ps clock
 - B. Miss penalty of 40 clock cycles


C. MR of 0.015 misses/instruction

Can we have more than one cache?

- Why would we want to do that?
 - Avoid going to memory!
- Typical performance numbers:
 - Miss Rate
 - L1 MR = 3-10%
 - L2 MR = Quite small (e.g. < 1%), depending on parameters, etc.
 - Hit Time
 - L1 HT = 4 clock cycles
 - L2 HT = 10 clock cycles
 - Miss Penalty
 - P = 50-200 cycles for missing in L2 & going to main memory
 - Trend: increasing!

CSE351, Spring 2022

An Example Memory Hierarchy



Summary

Memory Hierarchy

- Successively higher levels contain "most used" data from lower levels
- Exploits temporal and spatial locality
- Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics

Cache Performance

- Ideal case: found in cache (hit)
- Bad case: not found in cache (miss), search in next level
- Average Memory Access Time (AMAT) = HT + MR × MP
 - Hurt by Miss Rate and Miss Penalty