## **Memory & Caches I**

**CSE 351 Spring 2022** 

#### **Instructor:**


**Ruth Anderson** 


#### **Teaching Assistants:**

Melissa Birchfield **Jacob Christy** Alena Dickmann **Kyrie Dowling** Ellis Haker Maggie Jiang Diya Joy Anirudh Kumar Jim Limprasert **Armin Magness** Hamsa Shankar Dara Stotland Jeffery Tian Assaf Vayner Tom Wu Angela Xu Effie Zheng









**Alt text:** I looked at some of the data dumps from vulnerable sites, and it was ... bad. I saw emails, passwords, password hints. SSL keys and session cookies. Important servers brimming with visitor IPs. Attack ships on fire off the shoulder of Orion, c-beams glittering in the dark near the Tannhäuser Gate. I should probably patch OpenSSL.

http://xkcd.com/1353/

#### **Relevant Course Information**

- hw13 due Monday 5/02
  - Based on the next two lectures, longer than normal
- Midterm (take home, 5/02-5/04)
  - Midterm review problems in section this week
  - Released 11:59pm on Mon 5/02, due 11:59pm Wed 5/04
  - See email sent to class, Ed Post, and exams page
- Lab 3 due Wed 5/11
  - You will have everything you need for this now!
  - Some discussion in section this week
  - Last part of hw15 (due Fri 5/06) is useful for Lab 3

## Roadmap

#### C:

```
car *c = malloc(sizeof(car));
c->miles = 100;
c->gals = 17;
float mpg = get_mpg(c);
free(c);
```

#### Java:

Memory & data
Integers & floats
x86 assembly
Procedures & stacks
Executables
Arrays & structs

#### Memory & caches

Processes
Virtual memory
Memory allocation
Java vs. C

Assembly language:

```
get_mpg:
    pushq %rbp
    movq %rsp, %rbp
    ...
    popq %rbp
    ret
```


Machine code:

OS:



Computer system:







#### **Aside: Units and Prefixes (Review)**

1000 1024

- Here focusing on large numbers (exponents > 0)
- Note that  $10^3 \ge 2^{10}$
- SI prefixes are ambiguous if base 10 or 2
- IEC prefixes are unambiguously base 2

SIZE PREFIXES (10<sup>x</sup> for Disk, Communication: 2<sup>x</sup> for Memory)

SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
10 <sup>3</sup>	Kilo-	K	210	Kibi-	Ki
10 <sup>6</sup>	Mega-	M	220	Mebi-	Mi
10 <sup>9</sup>	Giga-	G	2 <sup>30</sup>	Gibi-	Gi
10 <sup>12</sup>	Tera-	T	2 <sup>40</sup>	Tebi-	Ti
10 <sup>15</sup>	Peta-	P	2 <sup>50</sup>	Pebi-	Pi
10 <sup>18</sup>	Exa-	Е	$2^{60}$	Exbi-	Ei
10 <sup>21</sup>	Zetta-	Z	2 <sup>70</sup>	Zebi-	Zi
10 <sup>24</sup>	Yotta-	Y	2 <sup>80</sup>	Yobi-	Yi

#### **How to Remember?**

- Will be given to you on Final reference sheet
- Mnemonics
  - There unfortunately isn't one well-accepted mnemonic
    - But that shouldn't stop you from trying to come with one!
  - Killer Mechanical Giraffe Teaches Pet, Extinct Zebra to Yodel
  - Kirby Missed Ganondorf Terribly, Potentially Exterminating
     Zelda and Yoshi
  - xkcd: Karl Marx Gave The Proletariat Eleven Zeppelins, Yo
    - https://xkcd.com/992/
  - Post your best on Ed Discussion!

#### **Reading Review**

- Terminology:
  - Caches: cache blocks, cache hit, cache miss
  - Principle of locality: temporal and spatial
  - Average memory access time (AMAT): hit time, miss penalty, hit rate, miss rate

#### **Review Questions**

- Convert the following to or from IEC:
  - 512 Ki-books = 219 books
- Compute the average memory access time (AMAT) for the following system properties:
  - Hit time of 1 ns
  - Miss rate of 1%
  - Miss penalty of 100 ns


$$AMAT = HT + MR*MP$$

$$= 1 ns + (0.01 * 100 ns)$$


$$= 1 ns + 1 ns + 2 ns$$

#### How does execution time grow with SIZE?

#define SIZE 1000



#### **Actual Data**




#### Making memory accesses fast!


- Cache basics
- Principle of locality
- \* Memory hierarchies
- Cache organization
- Program optimizations that consider caches

# **Processor-Memory Gap**






# **Problem: Processor-Memory Bottleneck**



cycle: single machine step (fixed-time)

# **Problem: Processor-Memory Bottleneck**




cycle: single machine step (fixed-time)


#### Cache 5


- Pronunciation: "cash"
  - We abbreviate this as "\$"
- English: A hidden storage space for provisions, weapons, and/or treasures
- Computer: Memory with short access time used for the storage of frequently or recently used instructions (i-cache/I\$) or data (d-cache/D\$)
  - More generally: Used to optimize data transfers between any system elements with different characteristics (network interface cache, I/O cache, etc.)

# General Cache Mechanics (Review)




**General Cache Concepts: Hit (Review)** 





# General Cache Concepts: Miss (Review)



**①** Data in block b is needed

Block b is not in cache: Miss!

- Block b is fetched from memory
- **(2)** Block b is stored in cache
  - Placement policy: determines where b goes
  - Replacement policy: determines which block gets evicted (victim)
- (4) Data is returned to CPU

## Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

block

## Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently



Recently referenced items are *likely* to be referenced again in the near future


block

block


# Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently










How do caches take advantage of this?



**Example: Any Locality?** 

```
sum = 0;
for (i = 0; i < n; i++)
{
   sum += a[i];
}
return sum;</pre>
```



#### Data:

Temporal: sum referenced in each iteration

Spatial: consecutive elements of array a [] accessed

#### Instructions:

Temporal: cycle through loop repeatedly


Spatial: reference instructions in sequence

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];


   return sum;
}</pre>
```

#### **Layout in Memory**



**Note:** 76 is just one possible starting address of array a


# M = 3, N=4 a[0][0] a[0][1] a[0][2] a[0][3] a[1][0] a[1][1] a[1][2] a[1][3] a[2][0] a[2][1] a[2][2] a[2][3]



```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;


   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];

   return sum;
}</pre>
```



What is wrong with this code?

How can it be fixed?



```
int sum_array_3D(int a[M][N][L])
{
   int i, j, k, sum = 0;


   for (i = 0; i < N; i++)
        for (j = 0; j < L; j++)
        for (k = 0; k < M; k++)
            sum += a[k][i][j];
   return sum;
}</pre>
```

What is wrong with this code?

How can it be fixed?

```
inner loop: i → stride-L
j → stride-1
k → stride-N*1
```

#### Layout in Memory (M = ?, N = 3, L = 4)



## **Cache Performance Metrics (Review)**

- Huge difference between a cache hit and a cache miss
  - Could be 100x speed difference between accessing cache and main memory (measured in clock cycles)
- Miss Rate (MR)
  - Fraction of memory references not found in cache (misses / accesses) = 1 Hit Rate
- Hit Time (HT)
  - Time to deliver a block in the cache to the processor
    - Includes time to determine whether the block is in the cache
- Miss Penalty (MP)
  - Additional time required because of a miss

#### **Cache Performance**

- Two things hurt the performance of a cache:
  - Miss rate and miss penalty KT (HT·MR) + (HT·MR)
- Average Memory Access Time (AMAT): average time to access memory considering both hits and misses

**AMAT** = Hit time + Miss rate × Miss penalty (abbreviated AMAT =  $HT + MR \times MP$ )

- 99% hit rate twice as good as 97% hit rate!

  - Assume HT of 1 clock cycle and MP of 100 clock cycles 97%: AMAT = 1 + (0.03 + 100) = 1 + 3 = 4 clock cycle 99%: AMAT = 1 + (0.01 + 100) = 1 + 1 = 2 clock cycle

#### **Practice Question**

Processor specs: 200 ps clock, MP of 50 clock cycles, MR of 0.02 misses/instruction, and HT of 1 clock cycle

- Which improvement would be best?
  - A. 190 ps clock (overdocking, faster CPU)

    Z clock cycle S = 380ps
  - B. Miss penalty of 40 clock cycles (reduced Mem size)


1 + 0.02 \* 
$$40$$
 = 1.8 clode cyds = 360 ps  
MR of 0.015 misses/instruction (write better code)  
1 + 0.015 × 50 = 1.75 clode cyds = 350ps

#### Can we have more than one cache?

- Why would we want to do that?
  - Avoid going to memory!

- O optimize L1 for fast HT O optimize L2 for low MR
- Typical performance numbers:
  - Miss Rate
    - L1 MR = 3-10%
    - L2 MR = Quite small (e.g. < 1%), depending on parameters, etc.
  - Hit Time
    - L1 HT = 4 clock cycles
    - L2 HT = 10 clock cycles
  - Miss Penalty
    - P = 50-200 cycles for missing in L2 & going to main memory
    - Trend: increasing!

## **An Example Memory Hierarchy**



#### **Summary**

#### Memory Hierarchy

- Successively higher levels contain "most used" data from lower levels
- Exploits temporal and spatial locality
- Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics

#### Cache Performance

- Ideal case: found in cache (hit)
- Bad case: not found in cache (miss), search in next level
- Average Memory Access Time (AMAT) = HT + MR × MP
  - Hurt by Miss Rate and Miss Penalty