CSE 351 Section 7 – Caches

Hi there! Welcome back to section, we're happy that you're here \odot

Locality!

Recall that we have two types of locality that we can have in code:

Temporal locality: when recently referenced items are likely to be referenced again in the near future. **Spatial locality**: when nearby addresses tend to be referenced close together in time.

For each type of locality, can you give an example of when we might see it in code?

Temporal Locality:

Spatial Locality:

Accessing a Direct-Mapped Cache (Hit or Miss?)

Assume the cache has block size K = 4 and is in the current state shown (you can ignore "-"). All values are shown in hex. Tag fields are padded, and bytes of the cache blocks are shown in full. The word size for the machine with these caches is 12 bits (i.e. addresses are 12 bits long) and the machine is little-endian.

Cat	17-1: J	T	БО	D1	D 2	50	
Set	Valid	Tag	B0	B1	B2	B3	
0	1	15	63	В4	C1	A4	
1	0		—				
2	0		—				
3	1	0 D	DE	AF	BA	DE	
4	0		—			-	
5	0		—	١	١	١	
6	1	13	31	14	15	93	
7	0	_	_	_	_	_	

Set	Valid	Tag	B0	B1	B2	B3
8	0	-		-		
9	1	00	01	12	23	34
Α	1	01	98	89	СВ	BC
В	0	1E	4B	33	10	54
С	0	-	—	—		-
D	1	11	C0	04	39	AA
Е	0			_		
F	1	ΟF	FF	6F	30	00

Offset bits:	
Index bits:	
Tag bits:	

	Hit or Miss?	Data returned
a) Read 1 byte at 0x024		
b) Read 1 byte at 0x7AC		
c) Read 2 bytes at 0x34E		

Associative Cache Problems

2-way Set Associative:

Set	Valid	Tag	B0	B1	B2	B3	Set	Valid	
0	0		—				0	0	
1	0	_	-		_	-	1	1	
2	1	03	4 F	D4	A1	ЗB	2	1	
3	0	—	—	—	—	—	3	0	Γ
4	0	06	CA	FΕ	FΟ	0 D	4	0	Γ
5	1	21	DE	AD	ΒE	ΕF	5	0	
6	0	_	—	_	_	_	6	1	
7	1	11	00	12	51	55	7	0	Γ

Set	Valid	Tag	B0	B1	B2	B3	
0	0			-	-	-	
1	1	2F	01	20	40	03	
2	1	ΟE	99	09	87	56	
3	0	0 —		—	—	—	
4	0	-	-	-	—	-	
5	0	-	—	—	—	—	
6	1	37	22	B6	DB	AA	
7	0	_	_	_	_	_	

Offset bits:

Index bits:

Tag bits:

	Hit or Miss?	Data returned
a) Read 1 byte at 0x435		
b) Read 1 byte at 0x388		

Fully Associative:

Set	Valid	Tag	B0	B1	B2	B3	Set	Valid	Tag	B0	B1	B2	B3	
0	1	1F4	00	01	02	03	0	0	—	-	-		-	Offset bits:
0	0	_	-		-	—	0	1	0AB	02	30	44	67	
0	1	100	F4	4 D	ΕE	11	0	1	034	FD	ЕC	BA	23	
0	1	077	12	23	34	45	0	0	—	—				Index bits:
0	0	-				—	0	1	1C6	00	11	22	33	
0	1	101	DA	14	ΕE	22	0	1	045	67	78	89	9A	
0	0		-	-	-	—	0	1	001	70	00	44	A6	Tag bits:
0	1	016	90	32	AC	24	0	0	_	_	_	_	_	

	Hit or Miss?	Data returned
a) Read 1 byte at 0x1DD		
b) Read 1 byte at 0x719		
c) Read 1 byte at 0x2AA		

Code Analysis

Consider the following code that accesses a <u>two-dimensional</u> array (of size 64×64 ints). Assume we are using a direct-mapped, 1 KiB cache with 16 B block size, and that the cache starts cold. Also assume that the variables sum, i, and j are stored in registers.

- a) What is the miss rate of the execution of the entire loop?
- b) If we have an average memory access time (AMAT) of 60 ns and a hit time of 10 ns, what is the miss penalty?
- c) What code modifications can <u>change</u> the miss rate? Brainstorm before trying to analyze.
- d) What cache parameter changes (size, associativity, block size) can change the miss rate?

Cache Simulator!

If you need help on using the cache sim, take a look at additional supplemental material that will guide you through using the cache sim (posted with today's section handouts)! We haven't covered all the material contained in the cache simulator yet, but we hope you'll find it useful for lab 4 and corresponding homework assignments.