Memory & Caches IV

CSE 351 Winter 2021

Instructor: Teaching Assistants:

Mark Wyse Kyrie Dowling Catherine Guevara Ian Hsiao

Jim Limprasert Armin Magness Allie Pfleger

Cosmo Wang Ronald Widjaja

REFRESH TYPE	EXAMPLE SHORTCUTS	EFFECT
SOFT REFRESH	GMAIL REFRESH BUTTON	REQUESTS UPDATE WITHIN JAVASCRIPT
NORMAL REFRESH	F5, CTRL-R, #R	REFRESHES PAGE
HARD REFRESH	CTRL-F5, CTRL-①, 光①R	REFRESHES PAGE INCLUDING CACHED FILES
HARDER REFRESH	CTRL-①-HYPER-ESC-R-F5	REMOTELY CYCLES POWER TO DATACENTER
HARDEST REFRESH	CTRL-H SO#-R-F5-F-5-E5C-O-0-Ø-≜-5CROLLOCK	INTERNET STARTS OVER FROM ARPANET

http://xkcd.com/1854/

Administrivia

- Lab 3 due Monday (2/22)
 - Cache parameter puzzles and code optimizations
- hw16 due Mon (2/22), hw17 due Wed (2/24)
 - Lab 4 preparation
- Remember to complete mid-quarter survey!
- Study Guide 2 will be released soon

Reading Review


- Terminology:
 - Write-hit policies: write-back, write-through
 - Write-miss policies: write allocate, no-write allocate
 - Cache blocking
- Questions from the Reading?

What about writes?

- Multiple copies of data may exist:
 - multiple levels of cache and main memory
- What to do on a write-hit?
 - Write-through: write immediately to next level
 - Write-back: defer write to next level until line is evicted (replaced)
 - Must track which cache lines have been modified ("dirty bit")
- What to do on a write-miss?
 - Write allocate: ("fetch on write") load into cache, then execute the write-hit policy
 - Good if more writes or reads to the location follow
 - No-write allocate: ("write around") just write immediately to next level
- Typical caches:
 - Write-back + Write allocate, usually
 - Write-through + No-write allocate, occasionally


<u>Note</u>: We are making some unrealistic simplifications to keep this example simple and focus on the cache policies





There is only one set in this tiny cache, so the tag is the entire block number!


Memory:



Not valid x86, assume we mean an address associated with this block num


Write Miss

Cache:



Step 1: Bring **F** into cache

Memory:




1) mov 0xFACE, "F"
Write Miss





Memory:




Step 1: Bring **F** into cache


Step 2: Write 0xFACE to cache only and set the dirty bit

1) mov 0xFACE, "F"
Write Miss

Cache:




Memory:




Step 1: Bring **F** into cache


Step 2: Write 0xFACE to cache only and set the dirty bit



Cache:




Memory:




Step: Write 0xFEED to cache only (and set the dirty bit)

1) mov 0xFACE, "F" 2) mov 0xFEED, "F" Write Miss Write Hit

Cache:




Memory:




- 1) mov 0xFACE, "F" Write Miss
- 2) mov OxFEED, "F" Write Hit
- 3) mov "G", %ax
 Read Miss

Cache:




Memory:




Step 1: Write **F** back to memory since it is dirty

- 1) mov 0xFACE, "F" Write Miss
- 2) mov OxFEED, "F"
 Write Hit
- 3) mov "G", %ax
 Read Miss

Cache:



Memory:



Step 1: Write **F** back to memory since it is dirty

Step 2: Bring **G** into the cache so that we can copy it into %ax

Cache Simulator

- Want to play around with cache parameters and policies? Check out our cache simulator!
 - https://courses.cs.washington.edu/courses/cse351/cachesim/

Way to use:

- Take advantage of "explain mode" and navigable history to test your own hypotheses and answer your own questions
- Self-guided Cache Sim Demo posted along with Section 7
- Will be used in hw19 Lab 4 Preparation


Polling Question

- Which of the following cache statements is FALSE?
 - Vote in Ed Lessons
 - A. We can reduce compulsory misses by decreasing our block size
 - B. We can reduce conflict misses by increasing associativity
 - C. A write-back cache will save time for code with good temporal locality on writes
 - D. A write-through cache will always match data with the memory hierarchy level below it
 - E. We're lost...

Optimizations for the Memory Hierarchy


- Write code that has locality!
 - Spatial: access data contiguously
 - Temporal: make sure access to the same data is not too far apart in time
- How can you achieve locality?
 - Adjust memory accesses in code (software) to improve miss rate (MR)
 - Requires knowledge of both how caches work as well as your system's parameters
 - Proper choice of algorithm
 - Loop transformations

Example: Matrix Multiplication



Matrices in Memory

- How do cache blocks fit into this scheme?
 - Row major matrix in memory:



COLUMN of matrix (blue) is spread among cache blocks shown in red

Naïve Matrix Multiply

```
# move along rows of A
for (i = 0; i < n; i++)
    # move along columns of B
    for (j = 0; j < n; j++)
        # EACH k loop reads row of A, col of B
        # Also read & write c(i,j) n times
        for (k = 0; k < n; k++)
            c[i*n+j] += a[i*n+k] * b[k*n+j];</pre>
```

$$=\begin{bmatrix}C(i,j)\\+\end{bmatrix}$$

Cache Miss Analysis (Naïve)



- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)

Each iteration:

$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses

Cache Miss Analysis (Naïve)





- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)

Each iteration:

$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses

Afterwards in cache: (schematic)






Cache Miss Analysis (Naïve)



- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)

Each iteration:

$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses



* Total misses:
$$\frac{9n}{8} \times n^2 = \frac{9}{8}n^3$$
 once per product matrix element

Linear Algebra to the Rescue (1)

This is extra (non-testable) material

- Can get the same result of a matrix multiplication by splitting the matrices into smaller submatrices (matrix "blocks")
- For example, multiply two 4×4 matrices:

$$A = \begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ with } B \text{ defined similarly.}$$

$$AB = \begin{bmatrix} (A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\ (A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22}) \end{bmatrix}$$

Linear Algebra to the Rescue (2)

This is extra (non-testable) material

C ₁₁	C ₁₂	C ₁₃	C ₁₄
C ₂₁	C ₂₂	C ₂₃	C ₂₄
C ₃₁	C ₃₂	C ₄₃	C ₃₄
C ₄₁	C ₄₂	C ₄₃	C ₄₄

A ₁₁	A ₁₂	A ₁₃	A ₁₄
A ₂₁	A ₂₂	A ₂₃	A ₂₄
A ₃₁	A ₃₂	A ₃₃	A ₃₄
A ₄₁	A ₄₂	A ₄₃	A ₁₄₄

M6-L4: Caches IV

_			
B ₁₁	B ₁₂	B ₁₃	B ₁₄
B ₂₁	B ₂₂	B ₂₃	B ₂₄
B ₃₂	B ₃₂	B ₃₃	B ₃₄
B ₄₁	B ₄₂	B ₄₃	B ₄₄

Matrices of size $n \times n$, split into 4 blocks of size r (n=4r)

$$C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_{k} A_{2k} B_{k2}$$

- Multiplication operates on small "block" matrices
 - Choose size so that they fit in the cache!
 - This technique called "cache blocking"

Blocked Matrix Multiply

Blocked version of the naïve algorithm:

```
# move by rxr BLOCKS now
for (i = 0; i < n; i += r)
  for (j = 0; j < n; j += r)
  for (k = 0; k < n; k += r)
    # block matrix multiplication
  for (ib = i; ib < i+r; ib++)
    for (jb = j; jb < j+r; jb++)
    for (kb = k; kb < k+r; kb++)
    c[ib*n+jb] += a[ib*n+kb]*b[kb*n+jb];</pre>
```

ho = block matrix size (assume r divides n evenly)


Cache Miss Analysis (Blocked)




- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks $(r \times r)$ fit into cache: $3r^2 < C$


 r^2 elements per block, 8 per cache block

- Each block iteration:
 - $r^2/8$ misses per block
 - $2n/r \times r^2/8 = nr/4$



M6-L4: Caches IV





n/r blocks in row and column

Cache Miss Analysis (Blocked)



n/r blocks


- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks $(r \times r)$ fit into cache: $3r^2 < C$

 r^2 elements per block, 8 per cache block

- Each block iteration:
 - $r^2/8$ misses per block
 - $2n/r \times r^2/8 = nr/4$

n/r blocks in row and column

Afterwards in cache (schematic)



Cache Miss Analysis (Blocked)





- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks $(r \times r)$ fit into cache: $3r^2 < C$


n/r blocks in row and column

 r^2 elements per block, 8 per cache block

- Each block iteration:
 - $r^2/8$ misses per block
 - $2n/r \times r^2/8 = nr/4$








n/r blocks

- Total misses:
 - $nr/4 \times (n/r)2 = n^3/(4r)$


Matrix Multiply Visualization

* Here n = 100, C = 32 KiB, r = 30 Naïve:



≈ 1,020,000 cache misses

Blocked:



≈ 90,000 cache misses


Cache-Friendly Code

- Programmer can optimize for cache performance
 - How data structures are organized
 - How data are accessed
 - Nested loop structure
 - Blocking is a general technique
- All systems favor "cache-friendly code"
 - Getting absolute optimum performance is very platform specific
 - Cache size, cache block size, associativity, etc.
 - Can get most of the advantage with generic code
 - Keep working set reasonably small (temporal locality)
 - Use small strides (spatial locality)
 - Focus on inner loop code

Core i7 Haswell

2.1 GHz

The Memory Mountain



Learning About Your Machine

Linux:

- lscpu
- Is /sys/devices/system/cpu/cpu0/cache/index0/
 - Example: cat /sys/devices/system/cpu/cpu0/cache/index*/size

Windows:

- wmic memcache get <query> (all values in KB)
- Example: wmic memcache get MaxCacheSize
- Modern processor specs: http://www.7-cpu.com/