## Memory & Caches II


CSE 351 Winter 2021

#### **Instructor:**

Mark Wyse

#### **Teaching Assistants:**

Kyrie Dowling
Catherine Guevara
Ian Hsiao
Jim Limprasert
Armin Magness
Allie Pfleger
Cosmo Wang
Ronald Widjaja



https://what-if.xkcd.com/111/

#### **Administrivia**


- No class on Monday! (2/15)
- Mid-quarter Survey due Friday (2/19)
- hw15 due Wednesday (2/17)
- hw16 due Monday (2/22)
  - Don't wait too long, this is a BIG hw
- Lab 3 due Monday (2/22)

#### **Growth vs. Fixed Mindset**

- Students can be thought of as having either a "growth" mindset or a "fixed" mindset (based on research by Prof. Carol Dweck)
  - "In a **fixed mindset** students believe their basic abilities, their intelligence, their talents, are just fixed traits. They have a certain amount and that's that, and then their goal becomes to look smart all the time and never look dumb."
  - "In a **growth mindset** students understand that their talents and abilities can be developed through effort, good teaching and persistence. They don't necessarily think everyone's the same or anyone can be Einstein, but they believe everyone can get smarter if they work at it."

CSE351, Winter 2021


# **An Example Memory Hierarchy**



### **Memory Hierarchies**


- Some fundamental and enduring properties of hardware and software systems:
  - Faster storage technologies almost always cost more per byte and have lower capacity
  - The gaps between memory technology speeds are widening
  - Well-written programs tend to exhibit good locality
- These properties complement each other beautifully
  - They suggest an approach for organizing memory and storage systems known as a <u>memory hierarchy</u>
    - For each level k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1

#### **An Example Memory Hierarchy**




#### CSE351, Winter 2021

#### **An Example Memory Hierarchy**



### Intel Core i7 Cache Hierarchy

#### **Processor package**



### Making memory accesses fast!

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
  - Direct-mapped (sets; index + tag)
  - Associativity (ways)
  - Replacement policy
  - Handling writes
- Program optimizations that consider caches

### **Reading Review**

- Terminology:
  - Memory hierarchy
  - Cache parameters: block size (K), cache size (C)
  - Addresses: block offset field (k bits wide)
  - Cache organization: direct-mapped cache, index field
- Questions from the Reading?


#### **Review Questions**

- We have a direct-mapped cache with the following parameters:
  - Block size of 8 bytes =  $2^38$  k=  $los_2 K = los_2 Z^3 = 3$
  - Cache size of 4 KiB  $2^{12}$   $2^{10}$  =  $2^{12}$  3
- \* How many blocks can the cache hold? =  $\frac{c}{K} = \frac{2^{12}}{2^3} = \frac{2^9}{512}$
- How many bits wide is the block offset field? 3 >>>
- ♦ Which of the following addresses would fall under block number 3?
  31 ≥3

D. 0x38 0b111/000 block 7

**Note:** The textbook uses "B" for block size

- $\bullet$  Block Size (K): unit of transfer between \$ and Mem
  - Given in bytes and always a power of 2 (e.g., 64 B)
  - Blocks consist of adjacent bytes (differ in address by 1)
    - Spatial locality!
  - Small example (K = 4 B):



**Note:** The textbook uses "B" for block size

- $\bullet$  Block Size (K): unit of transfer between \$ and Mem
  - Given in bytes and always a power of 2 (e.g., 64 B)
  - Blocks consist of adjacent bytes (differ in address by 1)
    - Spatial locality!


**Note:** The textbook uses "b" for offset bits

- $\bullet$  Block Size (K): unit of transfer between \$ and Mem
  - Given in bytes and always a power of 2 (e.g., 64 B)
  - Blocks consist of adjacent bytes (differ in address by 1)
    - Spatial locality!

#### Offset field

• Low-order  $log_2(K) = k$  bits of address tell you which byte within a block

- (address) mod  $2^n = n$  lowest bits of address
- (address) modulo (# of bytes in a block)



**Note:** The textbook uses "b" for offset bits

- $\bullet$  Block Size (K): unit of transfer between \$ and Mem
  - Given in bytes and always a power of 2 (e.g., 64 B)
  - Blocks consist of adjacent bytes (differ in address by 1)
    - Spatial locality!


#### Example:

• If we have 6-bit addresses and block size K = 4 B, which block and byte does 0x15 refer to?


$$M=6$$
 $K=4 \rightarrow k=1652 = 2$ 
 $M=k$ 
 $M=6$ 
 $M=6$ 
 $M=6$ 
 $M=6$ 
 $M=k$ 
 $M=k$ 

- Cache Size (C): amount of data the \$ can store
  - Cache can only hold so much data (subset of next level)
  - Given in bytes (C) or number of blocks (C/K)
  - Example: C = 32 KiB = 512 blocks if using 64-B blocks  $2^5 2^{10} = 2^{15} / 2^6 = \frac{1}{16} = 2^9 \text{ blocks} = 512$
- Where should data go in the cache?
  - We need a mapping from memory addresses to specific locations in the cache to make checking the cache for an address fast
- What is a data structure that provides fast lookup?
  - Hash table!


### **Review: Hash Tables for Fast Lookup**



### Place Data in Cache by Hashing Address




#### Place Data in Cache by Hashing Address




### **Polling Question**

- $\bullet$  6-bit addresses, block size K = 4 B, and our cache holds S = 4 blocks. m = 6, k = 2,  $s = log_2 S = 2$
- A request for address 0x2A results in a cache miss. Which index does this block get loaded into and which 3 other addresses are loaded along with it?


Vote on Ed Lessons



### Place Data in Cache by Hashing Address




### **Tags Differentiate Blocks in Same Index**



#### **Checking for a Requested Address**

- CPU sends address request for chunk of data
  - Address and requested data are not the same thing!
    - Analogy: your friend ≠ their phone number

#### TIO address breakdown:



- Index field tells you where to look in cache
- Tag field lets you check that data is the block you want
- Offset field selects specified start byte within block
- Note: t and s sizes will change based on hash function

#### **Cache Puzzle**

- Based on the following behavior, which of the following block sizes is NOT possible for our cache?
  - Cache starts empty, also known as a cold cache
  - Access (addr: hit/miss) stream:
    - (14: miss), (15: hit), (16: miss)
  - A. 4 bytes
  - B. 8 bytes
  - C. 16 bytes
  - D. 32 bytes
  - E. We're lost...

#### **Explanation:**

Miss to 14 loads a cache block. For block sizes of 4, 8, and 16 bytes, this miss loads both addresses 14 and 15, but not 16. Thus, the access to 15 is a hit while the access to 16 is a miss.

A block size of 32 bytes would load addresses 0-31, and the access to 16 would be a hit. Therefore, the listed sequence is not possible with 32B blocks.