## x86-64 Programming III <br> CSE 351 Summer 2020

Instructor:
Mara Kirdani-Ryan
Teaching Assistants:
Kashish Aggarwal
Nick Durand
Colton Jobes
Tim Mandzyuk


ILL BE IN YOUR CITY TOMORROW IF YOU WANT TO HANG OUT.

BUT WHERE WILL YOU BE IF I DONT WANTTO HANG OUT?!

YOU KNOW, I JUST
REMEMBERED IM BUSY.


WHY ITRY NOT TO BE PEDANTIC ABOUT CONDITIONALS.
http://xkcd.com/1652/

## Gentle, Loving Reminders

- Unit Summary 1 due tonight! (7/12) -- 8pm
- Can still use late days until $7 / 14$
- Mid-quarter Survey due Friday (7/16) - 8pm
- Submit via Canvas!
- hw8 due tonight, hw9 due Wednesday, hw10 due friday, all at 8pm
- Justin's lecturing on Wednesday
- My office hours are moving to Thursday


## Learning Objectives

Understanding this lecture means you can...

- Choose a conditional instruction that matches your programming intent
- Translate branches from $x 86 \leftrightarrow C$
- Translate loops from $x 86 \leftrightarrow C$
- Translate switches from x86 $\leftrightarrow C$
- Explain why there's so much monopolization, across industries, and give a few examples of how that manifests in computing


## Choosing instructions for conditionals

- All arithmetic instructions set condition flags based on result of operation (op)
- Conditionals are comparisons against 0


## Come in instruction pairs

|  | addq $5, \quad(p)$ |  |
| ---: | ---: | ---: | ---: |
| je: | $\star p+5==$ | 0 |
| jne: | $\star p+5 \quad!=0$ |  |
| $j g:$ | $\star p+5>0$ |  |
| jl: | $\star p+5<0$ |  |

```
orq a, b
    je: b|a== 0
    jne: b||a != 0
    jg: b|a> 0
    jl: b|a< 0
```

|  |  | (op) | $s, d$ |
| :---: | :---: | :---: | :---: |
| je | "Equal" | d (op) | $s=0$ |
| jne | "Not equal" | d (op) | $s!=0$ |
| js | "Sign" (negative) | d (op) | $s<0$ |
| jns | (non-negative) | d (op) | $s>=0$ |
| jg | "Greater" | d (op) | $s>0$ |
| jge | "Greater or equal" | d (op) | $s>=0$ |
| jl | "Less" | d (op) | $s<0$ |
| jle | "Less or equal" | d (op) | $s<=0$ |
| ja | "Above" (unsigned >) | d (op) | $S>0 U$ |
| jb | "Below" (unsigned <) | d (op) | $s<0 U$ |

## Choosing instructions for conditionals

- Reminder: cmp is like sub; test is like and
- Result is not stored anywhere

|  | cmp a,b | test $\mathrm{a}, \mathrm{b}$ |
| :---: | :---: | :---: |
| je "Equal" | $\mathrm{b}=\mathrm{a}$ | $\mathrm{b} \& \mathrm{a}=0$ |
| jne "Notequal" | b ! = a | $\mathrm{b} \& \mathrm{a}$ ! $=0$ |
| js "Sign" (negative) | $\mathrm{b}-\mathrm{a}<0$ | $b \& a<0$ |
| jns (non-negative) | $b-\mathrm{a}>=0$ | $b \& a>=0$ |
| jg "Greater" | b > a | $b \& a>0$ |
| jge "Greater or equal" | b >= a | $\mathrm{b} \& \mathrm{a}>=0$ |
| $j 1$ "Less" | $\mathrm{b}<\mathrm{a}$ | $\mathrm{b} \& \mathrm{a}<0$ |
| jle "Less or equal" | b < $=$ a | $\mathrm{b} \& \mathrm{a}<=0$ |
| ja "Above" (unsigned > ) | $b>_{u} \mathrm{a}$ | $\mathrm{b} \& \mathrm{a}>0 \mathrm{U}$ |
| jb "Below" (unsigned < ) | $\mathrm{b}<_{u} \mathrm{a}$ | $\mathrm{b} \& \mathrm{a}<0 \mathrm{U}$ |



| $\quad$ testq | $a$, |
| :--- | :--- |
| je: | $a==0$ |
| jne: | $a \quad!=0$ |
| jg: | $a>0$ |
| jl: | $a<0$ |

testb $a, \quad 0 \times 1$
je:
jne:
$a_{\text {LSB }}==0$
$a_{\text {LSB }}=$

## Choosing instructions for conditionals

|  |  | cmp a, b | test $\mathrm{a}, \mathrm{b}$ |
| :---: | :---: | :---: | :---: |
|  | "Equal" | $\mathrm{b}=\mathrm{a}$ | $\mathrm{b} \& \mathrm{a}=0$ |
| jne | "Not equal" | b ! = a | $\mathrm{b} \& \mathrm{a}$ ! = 0 |
| js | "Sign" (negative) | $\mathrm{b}-\mathrm{a}<0$ | $\mathrm{b} \& \mathrm{a}<0$ |
| jns | (non-negative) | $b-a>=0$ | $\mathrm{b} \& \mathrm{a}>=0$ |
| jg | "Greater" | $b>a$ | $\mathrm{b} \& \mathrm{a}>0$ |
| jge | "Greater or equal" | $\mathrm{b} \gg \mathrm{a}$ | $\mathrm{b} \& \mathrm{a}>=0$ |
| jl | "Less" | b < a | $\mathrm{b} \& \mathrm{a}<0$ |
| jle | "Less or equal" | b <= a | $\mathrm{b} \& \mathrm{a}<=0$ |
| ja | "Above" (unsigned > ) | $b>a$ | $\mathrm{b} \& \mathrm{a}>0 \mathrm{U}$ |
| jb | "Below" (unsigned <) | $\mathrm{b}<\mathrm{a}$ | $b \& a<0 U$ |


| Register | Use(s) |
| :---: | :---: |
| \%rdi | argument $x$ |
| \%rsi | argument $y$ |
| \%rax | return value |
| if $(x<3)$ |  |
| return $1 ;$ |  |
| return $2 ;$ |  |

```
cmpq $3, %rdi
jge T2
T1: # x < 3:
movq $1, %rax
ret
T2: # ! (x < 3):
movq $2, %rax
ret
```


## Practice!

| Register | Use(s) |
| :---: | :---: |
| \%rdi | $1^{\text {st }} \operatorname{argument}(x)$ |
| \%rsi | $2^{\text {nd }} \operatorname{argument}(y)$ |
| \%rax | return value |

0.0 cmpq \%rsi, \%rdi jle .L4
jo cmpq \%rsi, \%rdi
jg .L4 jle .L4
\% testq \%rsi, \%rdi jg .L4

We're lost...

```
long absdiff(long x, long y)
{
    long result;
    if (x > y)
        result = x-y;
    else
        result = y-x;
    return result;
}
```

absdiff:
$\qquad$
movq \%rsi, \%rax
subq \%rdi, \%rax
ret

|  |  |
| :--- | :--- |
| movq | \%rdi, $\% r a x$ |
| subq | $\% r s i, ~ \% r a x ~$ |
| ret |  |



$\begin{array}{ll}\text { movq } & \text { \%rdi, } \% r a x \\ \text { subq } & \text { \%rsi, } \% r a x\end{array}$
ret
.L4:

Choosing instructions for conditionals

|  |  | cmp $\mathrm{a}, \mathrm{b}$ | test $\mathrm{a}, \mathrm{b}$ |
| :---: | :---: | :---: | :---: |
| je | "Equal" | b = a | $\mathrm{b} \& \mathrm{a}==0$ |
| jne | "Not equal" | b ! = a | $\mathrm{b} \& \mathrm{a} \quad!=0$ |
| js | "Sign" (negative) | $b-a<0$ | $\mathrm{b} \& \mathrm{a}<0$ |
| jns | (non-negative) | $b-\mathrm{a}>=0$ | $\mathrm{b} \& \mathrm{a}>=0$ |
| jg | "Greater" | b $>\mathrm{a}$ | $\mathrm{b} \& \mathrm{a}>0$ |
| jge | "Greater or equal" | b > $>\mathrm{a}$ | $\mathrm{b} \& \mathrm{a}>=0$ |
| jl | "Less" | $\mathrm{b}<\mathrm{a}$ | $\mathrm{b} \& \mathrm{a}<0$ |
| jle | "Less or equal" | b $<=\mathrm{a}$ | $\mathrm{b} \& \mathrm{a}<=0$ |
| ja | "Above" (unsigned > ) | $b>a$ | $\mathrm{b} \& \mathrm{a}>0 \mathrm{U}$ |
| jb | "Below" (unsigned <) | $\mathrm{b}<\mathrm{a}$ | $\mathrm{b} \& \mathrm{a}<0 \mathrm{U}$ |

* https://godbolt.org/z/GNxpqv

```
if (x<3&& x == y) {
    return 1;
} else {
    return 2;
}
```

    cmpq \$3, \%rdi
    setl \%al
    cmpq \%rsi, \%rdi
    sete \%bl
    testb \%al, \%bl
    je T2
T1: \# $x<3 \& \& x==y$ :
movq $\$ 1, \frac{\circ}{\circ} \mathrm{rax}$
ret
T2: \# else
movq \$2, \%rax
ret

## Labels

```
swap:
    movq (%rdi), %rax
    movq (%rsi), %rdx
    movg %rdx, (%rdi)
    movq %rax, (%rsi)
    ret
```

```
max:
    movq %rdi, %rax
    cmpq %rsi, %rdi
    jg done
    movq %rsi, %rax
done:
    ret
```

- A jump changes the program counter (\%rip)
- \%rip holds the address of the next instruction to execute
- Labels give us a way to refer to a specific instruction in our assembly/machine code
- Associated with the next instruction found in the assembly code (ignores whitespace)
- Each use of the label will eventually be replaced with a reference to the final address of the labeled instruction


## How do we feel about branches?

## x86 Control Flow

- Condition codes
- Conditional and unconditional branches
- Loops
- Switches


## Expressing with Goto Code

```
long absdiff(long x, long y)
{
    long result;
    if (x > y)
        result = x-y;
    else
        result = y-x;
    return result;
```

```
long absdiff_j(long x, long y)
{
    long result;
    int ntest = (x <= y);
    if (ntest) goto Else;
    result = x-y;
    goto Done;
    else:
    result = y-x;
    done:
    return result;
}
```

- C allows goto as means of transferring control (jump)
- Closer to assembly programming style
- Generally considered bad coding style


## Compiling Loops

C/Java code:


Assembly code:

```
loopTop:
testq %rax, %rax
je loopDone
<loop body code>
jmp loopTop
loopDone:
```

Other loops compiled similarly Most important to consider:

- When should conditionals be evaluated? (while vs. do-while)
- How much jumping is involved?


## Compiling Loops

C/Java code:


Goto version:

```
Loop: if (!Test ) goto Exit;
    Body
    goto Loop;
Exit:
```

What are the Goto versions of the following?

- Do...while: Test and Body
- For loop: Init, Test, Update, and Body


## Compiling Loops

While Loop:

loopTop:
<loop body code> testq \%rax, \%rax jne loopTop
loopDone:

## While Loop (ver. 2):

C: while ( sum != 0 ) \{
x86-64:
<loop body>

|  |  | testq \%rax, \%rax je loopDone |
| :---: | :---: | :---: |
| x86-64: | loopTop: | <loop body code> testq \%rax, \%rax jne loopTop |

## For-Loop $\rightarrow$ While-Loop

For-Loop:
for (Init; Test; Update) \{ Body
\}
Caveat: C and Java have break and continue

- Conversion works fine for break
- Jump to same label as loop exit condition
- But not continue: would skip doing Update, which it should do with for-loops
- Introduce new label at Update


## How do we feel about loops?

## x86 Control Flow

- Condition codes
- Conditional and unconditional branches
- Loops

。Switches

```
long switch_ex
    (long x, long y, long z)
    long w = 1;
    switch (x) {
        case 1:
        w = y*z;
        break;
        case 2:
        w = y/z;
        /* Fall Through
        case 3:
        w += z;
        break;
        case 5:
        case 6:
        w -= z;
        break;
        default:
        w = 2;
    }
    return w;
```


## Switch Statement Example

- Multiple case labels
- Here: 5 \& 6
- Fall through cases
- Here: 2

Missing cases

- Here: 4
- Implemented with:
- Jump table
- Indirect jump instruction


## Jump Table Structure

Approximate Translation

```
```

target = JTab[x];

```
```

target = JTab[x];
goto target;

```
```

goto target;

```
```

Switch Form
switch (x) {
switch (x) {
switch (x) {
case val_0:
case val_0:
case val_0:
Block 0
Block 0
Block 0
case val_1:
case val_1:
case val_1:
Block 1
Block 1
Block 1
case val_n-1:
case val_n-1:
case val_n-1:
Block n-1
Block n-1
Block n-1
}
}
}


Switch Form

| switch (x) $\{$ |
| :--- |
| case val_0: |
| Block 0 |
| case val_1: |
| Block 1 |
| ••• |
| case val_n-1: |
| Block $n-1$ |

$\} \quad$
Jump Table

| Targ0 |
| :---: |
| Targ1 |
| Targ2 |
| $\bullet$ |
| $\bullet$ |
| $\bullet$ |
| Targn-1 |



## Jump Table Structure

C code:
switch (x) {
switch (x) {
switch (x) {
case 1: <some code>
case 1: <some code>
case 1: <some code>
break;
break;
break;
case 2: <some code>
case 2: <some code>
case 2: <some code>
case 3: <some code>
case 3: <some code>
case 3: <some code>
break;
break;
break;
case 5:
case 5:
case 6: <some code>
case 6: <some code>
break;
break;
default: <some code>
default: <some code>
}
}

Use the jump table when $\mathrm{x} \leq 6$ :

```
```

```
if (x <= 6)
```

```
```

if (x <= 6)

```
```

```
if (x <= 6)
    target = JTab[x];
    target = JTab[x];
    target = JTab[x];
    goto target;
    goto target;
    goto target;
else
else
else
    goto default;
```

```
```

    goto default;
    ```
```

```
    goto default;
```

```
```

Memory

## SMATCA Statennemt Exannole

```
long switch_ex(long x, long y, long z)
{
    long w = 1;
    switch (x) {
    }
    return w;
}
```

| Register | Use(s) |
| :---: | :---: |
| \%rdi | $1^{\text {st }} \operatorname{argument}(\mathrm{x})$ |
| \%rsi | $2^{\text {nd }} \operatorname{argument~}(\mathrm{y})$ |
| \%rdx | $3^{\text {rd }} \operatorname{argument~}(\mathrm{z})$ |
| \%rax | return value |

## Note compiler chose

 to not initialize wTake a look! https://godbolt.org/z/aY24el

## Switch Statement Example

```
long switch_ex(long x, long y, long z)
{
    long w = 1;
    switch (x) {
    }
    return w;
}
```

switch_eg:
movq $\% r d x, \frac{\circ r c x}{}$
cmpq $\$ 6$, \%rdi \# $x: 6$
ja .L8 \# default
jmp *.L4 (,\%rdi,8) \# jump table
Indirect
jump

## Assembly Setup Explanation

- Table Structure
- Each target requires 8 bytes (address)
- Base address at . L4
- Direct jump: jmp .L8
- Jump target is denoted by label . L8


## Jump table

.align 8
. L4:
quad

- quad
. quad
- quad
- quad
- quad
. quad
.L8
.L3
.L5
.L9
. L8
.L7
. L7
-Indirect jump: jmp *.L4 (,\%rdi,8)
- Start of jump table: . L4
- Must scale by factor of 8 (addresses are 8 bytes)
- Fetch target from effective address . L4 + x*8
- Only for $0 \leq x \leq 6$


## How do we feel about switches?

Slides that expand on the simple switch code in assembly. These slides expand on material covered today, so while you don't need to read these, the information is "fair game."

## Jump Table

declaring data, not instructions


## Code Blocks (x == 1)

Register Use(s)

| $\circ r d i$ | $1^{\text {st }} \operatorname{argument}(x)$ |
| :---: | :---: |
| $\% r s i$ | $2^{\text {nd }} \operatorname{argument}(y)$ |
| $\% r d x$ | $3^{\text {rd }} \operatorname{argument}(z)$ |
| $\% r a x$ | Return value |

. L3:

## Handling Fall-Through



- Example compilation trade-off


## Code Blocks (x == 2, x == 3)



## Code Blocks (rest)

```
switch (x) {
    case 5: // .L7
    case 6: // .L7
        w -= z;
        break;
    default: // .L8
        w = 2;
}
```

```
.L7:
movl
subq %rdx, %rax # w -= z
ret
.L8:
    Default:
movl $2, %eax
# 2
ret
```


## GDB Demo

- The movz and movs examples on a real machine!
- movzbq \%al, \%rbx
- movsbl (\%rax), \%ebx
- You will need to use GDB to get through Lab 2
- Useful debugger in this class and beyond!

Pay attention to:

- Setting breakpoints (break)
- Stepping through code (step/next and stepi/nexti)
- Printing out data (print - works with regs \& vars)
- Examining memory (x)


## Now, the fun bits!

## Processor History and

 Values
## In your groups:

- How many different phone brands? OS brands?
- Computer brands? OS brands? How many different companies total?
we'll be talking about monopolies, I just want us to get started


## x86 History

- x86: Compatible to 8086, released in 1977
- 8086: 16-bit processor designed along iAPX 432
- iAPX 432
- First 32-bit processor, completely new ISA
- OOP, garbage collection, multitasking from hardware!
- No visible registers! First IEEE 754 implementation!
- Too many new features, ended up being slower and more expensive, lots of product delays
- Intel: Release something so we can compete with Zilog, Motorola, others


# The Battle of the 80 's <br> Think of your next microcomputer as a weapon against horrendous inefficiencies, outrageous costs and antiquated speeds. We invite you to peruse this chart. 

| Features: | 8080A | Z80-cPu | Features: | 8080A | Z80-CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies | +5, -5, +12 | +5 | Instructions | 78 | $158{ }^{*}$ |
| Clock | 2s, +12 Volt | 1¢, 5 Volt | OP Codes | 244 | 696 |
| Standard Clock Speed | 500 ns | 400 ns | Addressing Modes | 7 | 11 |
| Interface | $\begin{aligned} & \text { Requires } \\ & 8222.8228 \\ & 88224 \end{aligned}$ | Requires no other logic and includes Refresh | Working Registers | 8 | 17 |
|  |  |  | Throughput | Up to 5 times greater than the 8080A |  |
| Interrupt | 1 mode | 3 modes; up to 6 X faster | Program Memory Space | Generally $50 \%$ less than the 8080A |  |
| Non-maskable Interrupt | No | Yes | -Including all of the 8080A's instructions. |  |  |


nnouncing Zilog Z-80 microcomputer prodicts. With the next generation, the battle is joined.
The Z-80: A new generation LSI component set including CPU and I/O Controllers.
The Z-80: Full software support with emphasis on high-level languages. The Z-80: A floppy disc-based development system with advanced real-time debug and in-circuit emulation capabilities. The Z-80: Multiple sourcing
roor
our ammunition:
X A chip off a new block.


A single chip, N -channel processor arms you with a super-set of 158 instructions that include all of the 8080A's 78 instructions with total software compati-
bility The new instructions include 1,4, bility. The new instructions include $1,4,8$
and 16 -bit operations. And that means less programming time, less paper and less end costs.
And you'll be in command of powerful instructions: Memory-to-memory or memory-to-1/O block transfers and rotates and shifts, bit manipulation and a legion of addressing modes. Along with this army you'll also get a standard instruction speed of $1.6 \mu \mathrm{~s}$ and all Z-80 supply and a single phase 5 V clock. And you should know that a family of $\mathrm{Z}-80$ programmable circuits allow for direct interface to a wide range of both parallel and serial interface peripherals and external logic

With these features, the Z80-CPU generally requires approximately $50 \%$ less memory space for program storage
yet provides up to $500 \%$ more throughp than the 8080A. Powerful ammunition at a surprisingly low cost and ready for immediate shipment.

M
ighty weapons against ar
entrenched: The $7-80$ development system.

You'll be equipped with performance and versatility unmatched by any other microcomputer development sys-
tem in the field. Thanks to a floppy disc operating system in alliance with a sophisticated Real-Time Debug Module.

The Zilog battalion includes:

- Z80-CPU Card.
- Z80-CPU Card.
- 16K Bytes of RAM Memory expand
- 4K Bytes of ROM/RAM Monitor software.
- Real-Time Debug Module and In-

Emulation Module.

- Dual Floppy Disc System.
- Optional I/O Ports for other High
Speed Peripherals are also available

Speed Peripherals are also available

- Complete Software Package including System, File Maintenance and Debug.
n standby Software support. All this is supported by a contingent of software including: resident micrograms, libraries and high-level language such as PL/Z

Y n standby: User support. Zilog conducts a wide range of strategic meetings and design oriented workshops to provide the know-how re quired to implement the $\mathrm{Z}-80$ MicroAll hardware, software and the development system are thoroughly explained with "hands-on" experience in the class room. Your Zilog representative can user support program.
 innovations.

The Zilog Z-80 brings to the battle front new levels of performance and ease of programming not available in second generation systems. And while al the others busy themselves with over-
taking the Z-80 were busy on the taking the $\mathrm{Z-}-80$, we re busy on the next
generation - continuing to demonstrate our pledge to stay a generation ahead. The Z-80's troops are the specialists who were directly responsible for the development of the most successfu processors. Nowhere in the field is there a corps of seasoned veterans with such a distinguished record of victory. Signal us for help. We'II dispatch
appropriate assistance.

Zilog microcomputers 170 State Street. Los Altos, Caititrnia 94022
(415) 941 -5055/Wx $910-370-7955$ Circle 33 on reader service card AN AFFILIATE OF EXXON ENTERPRISES INC.


## The "Battle of the 80s"

- Many companies making processors/computers
- Dominated by IBM
- Also National Semiconductor, Motorola
- Notably Zilog, started by former Intel engineers
- Z-80 was spreading, Intel wanted market power



## Computer Chip Manufacturers

1978:

- Intel
- National Semiconductor
- Harris Corp
- NEC
- DEC
- IBM
- Motorola
- Hitachi
- Zilog

2021*:

- Intel
- TSMC
- Samsung
*Others, but these dominate


## Intel's domination

## Worldwide Semiconductor Sales Leaders (\$B)

| Rank | 1985 |  | 1990 |  | 1995 |  | 2000 |  | 2006 |  | 2011F |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | NEC | 2.1 | NEC | 4.8 | Intel | 13.6 | Intel | 29.7 | Intel | 31.6 | Intel | 50.6 |
| 2 | TI | 1.8 | Toshiba | 4.8 | NEC | 122 | Toshiba | 11.0 | Samsung | 19.7 | Samsung | 34.5 |
| 3 | Matorola | 1.8 | Hitachi | 3.9 | Toshiba | 10.6 | NEC | 10.9 | TI | 13.7 | Toshiba | 13.5 |
| 4 | Hitachi | 1.7 | Intel | 3.7 | Hitachi | 9.8 | Samsung | 10.6 | Toshiba | 10.0 | TI | 12.8 |
| 5 | Toshiba | 1.5 | Motorola | 3.0 | Motorola | 8.6 | TI | 9.6 | ST | 9.9 | Renesas | 11.3 |
| 6 | Fujitsu | 1.1 | Fujitsu | 2.8 | Samsung | 8.4 | Motorola | 7.9 | Renesas | 8.2 | ST | 9.6 |
| 7 | Philips | 1.0 | Mitsubishi | 2.6 | TI | 7.9 | 5 T | 7.9 | Hynix | 7.4 | Qualcomm* | 9.6 |
| 8 | Intel | 1.0 | TI | 2.5 | IBM | 5.7 | Hitachi | 7.4 | Freescale | 6.1 | Hymix | 9.4 |
| 9 | National | 1.0 | Philips | 1.9 | Mitsubishi | 5.1 | Infineon | 6.8 | NXP | 5.9 | Micron | 8.7 |
| 10 | Matsushita | 0.9 | Matsushita | 1.8 | Hynudai | 4.4 | Philips | 6.3 | NEC | 5.7 | Broadcom* | 7.1 |
| Top 10 Total (\$B) |  | 13.9 |  | 31.8 |  | 86.3 |  | 108.1 |  | 118.2 |  | 167.1 |
| Semi Market (\$B) |  | 23.3 |  | 54.3 |  | 154 |  | 218.6 |  | 264.6 |  | 321.3 |
| Top 10\% of Total Semi Mrkt |  | 60\% |  | 59\% |  | 56\% |  | 49\% |  | 45\% |  | 52\% |

# FromCPU to software,the 8080 Microcom puter is here. <br> Intel's new 8080 n -channel microcomputer is here- <br> calculators, word processors, self-calibrating instruments, data loggers, communica- 

incredibly easy to interface, simple to program and with up [.IT to 100 times the performance of p-channel MOS microcomputers.

Best of all, the 8080 is real-in production at Intel and available in volume quantities,
today It's also available through distributors along with a growing line of peripheral circuits and a new version of the Intellec 8, a program and hardware development system for the 8080, all supported with software packages, design documentation and manuals, and backed by more than 100 man years of microcomputer expertise.

The 8080 is the inevitable successor to complex custom MOS and many large discrete logic subsystems. It is the industry's first general purpose n-channel microcomputer and the first high performance single-chip CPU, with extremely simple interface requirements and straightforward programming. It runs a full instruction cycle in 2 microseconds.

As such, the 8080 extends the economic benefits of Intel's p-channel microcomputers to a new universe of systems that need fast, mult-port controllers and processors. These systems include intelligent terminals, point of sale systems, process and numeric controllers, advanced tions controllers, and many more. You can use 256 input and 256 output channels, handle almost unlimited interrupt levels, directly access 64 kilobytes of memory, and put many satellite 8080 proc essors around a single memory

Interfacing is minimal and design is easy with the 8080 because all controls are fully decoded on the CPU chip
 address and here are separate data, address and control buses.

The 8080 microcomputer has 78 basic instructions, including the 8008 set plus new ones that make possible such features as vectored multi-level interrupt, unlimited subroutine nesting and very fast decimal and binary arithmetic.

Program development for the 8080 can be done either on a large computer using the Intel software cross products ( $\mathrm{PL} / \mathrm{M}$ systems language compiler, macro-assembler and simulator), or on an Intellec 8 development system with a resident monitor, text editor and macro-assembler

The new 8080 product family includes performance matched peripheral and memory circuits configured to minimize design effort and maximize system performance Large, low cost RAMs, ROMs, PROMs and L/O devices are available now and we will soon announce other 8080 LSI support circuits

The 8080 is easier to use and more economical than any high performance microcomputer in sight It's here now, in volume, from the inventors of the microcomputer and the people who lead the industry in production and design support Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 246-7501
int Microcomputers. First from the beginning.


INTEL* CORE"'2 DUO PROCESSOR. 40\% MORE PERFORMANCE FOR BUSINESS, Boasting $40 \%$ more performance with improved energy efficiency,* 64 -bit capable intel Core 2 Duo desktop processor delivers unparalleled multi-tasking capability. Now you can boos productivity and efficiency by running multiple computing-intensive applications at once Learn more about why great business computing starts with Intel inside. Visit intel.com/dualcore

## Exceedingly Dominant ISAs

| Designer | Intel, AMD |
| :--- | :--- |
| Bits | 16-bit, 32-bit and 64-bit |
| Introduced | 1978 (16-bit), 1985 (32-bit), 2003 |
|  | (64-bit) |
| Design | CISC |
| Type | Register-memory |
| Encoding | Variable (1 to 15 bytes) |
| Endianness Little |  |

Macbooks \& PCs
(Core i3, i5, i7, i9)
x86-64 Instruction Set

ARM

ARM architectures

| Designer | ARM Holdings |
| :--- | :--- |
| Bits | 32-bit, 64-bit |
| Introduced | 1985; 31 years ago |
| Design | RISC |
| Type | Register-Register |
| Encoding | AArch64/A64 and AArch32/A32 <br> use 32-bit instructions, T32 <br> (Thumb-2) uses mixed 16- and |
|  | 32-bit instructions. ARMv7 user- <br> space compatibility |
|  | Endianness |

Smartphone-like devices (iPhone, iPad, Raspberry Pi) ARM Instruction Set


| Designer | University of California, <br> Berkeley |
| :--- | :--- |
| Bits | $32 \cdot 64 \cdot 128$ |
| Introduced | 2010 |
| Version | unprivileged ISA 20191213, ${ }^{[1]}$ |
|  | privileged ISA 20190608 ${ }^{[2]}$ |
| Design | RISC |
| Type | Load-store |
| Encoding | Variable |
| Branching | Compare-and-branch |
| Endianness | Little ${ }^{[1][3]}$ |

Architecture research, with some notable industry buy-in RISC-V ISA

## Exceedingly Dominant ISAs

| Designer | Intel, AMD |
| :--- | :--- |
| Bits | 16-bit, 32-bit and 64-bit |
| Introduced | 1978 (16-bit), 1985 (32-bit), 2003 |
|  | (64-bit) |
| Design | CISC |
| Type | Register-memory |
| Encoding | Variable (1 to 15 bytes) |
| Endianness | Little |

Macbooks \& PCs
(Core i3, i5, i7, i9)
x86-64 Instruction Set


ARM architectures

Designer ARM Holdings
Bits 32-bit, 64-bit
Introduced 1985; 31 years ago
Design
RISC
Type Register-Register
Encoding AArch64/A64 and AArch32/A32 use 32-bit instructions, T32
(Thumb-2) uses mixed 16- and 32-bit instructions. ARMv7 userspace compatibility ${ }^{[1]}$

Endianness Bi (little as default)
Smartphone-like devices (iPhone, iPad, Raspberry Pi) ARM Instruction Set


# We only have 3* chip manufacturers, two* ISAs, what happened? 

Narrative from Cory Doctorow's 2020 Colloq

## Sherman Antitrust Act (1890)



## Sherman Antitrust Act (1890)

- Outlaws monopolies
- Also "every contract, combination, or conspiracy in restraint of trade."
- Standard Oil Co. controlled 91\% of oil production!
- John D. Rockefeller's company, if you were wondering
- Split into 36 companies (Exxon, Mobil, among others)
- "We didn't restrain trade, we were just superior competitors..."
- ...sure...


## Illegal under Sherman Antitrust

- Merging with major competitor, like...
- Exxon and Mobil in 1999
- AOL and Time Warner in 2000
- Comcast and AT\&T in 2001
- Heinz and Kraft in 2015
- Buying a smaller competitor, like...
- Facebook buying instagram for \$1B
- Facebook buying whatsapp for \$22B
- Salesforce buying Slack for \$27.7B
- Amazon buys Whole Foods for \$13.7B
- Verizon buys AOL/Yahoo for \$4.4B


# But, wasn't this illegal? 

## It was....but...


"To be Bork'd"

## Consumer Harm Theory

- Argued "inefficiency" of antitrust law
- Raised prices, etc.
- Antitrust should focus on efficiency, prices
- "Consumer Welfare"


WITH A NEW INTRODUCTION AND EPILOGUE

## We should ignore

 monopolistic strategies unless we can prove that it'll harm "consumer welfare" (i.e. price increase)
## We should ignore

 monopolistic strategies unless we can prove that it'll harm "consumer welfare" (i.e. price increase) Mind you, this is almost impossible to prove.
## Guess who loved this?

## Neoliberalism!



## Neoliberalism

- "The market knows best, we shouldn't interfere"
- Society should be shaped by the free market
- Deregulation of private industries
- Reduction of low-income government supports
- Tax breaks for wealthy creates jobs
- Reshape public services in private image
- "Corportizing" of education, healthcare, prisons, etc.
- Individual is more important than collective
- "Liberalism" (freedom) for corporations
- Go learn more!
- "Being in the US and not understanding neoliberalism is like being in the USSR and not understanding communism"


## The First IBM PC

- IBM: dominated "mini" computer market (70\%), wanted "micro" computer market
- Market research showed that non-proprietary parts were preferred by retailers (for repairs)
- Most engineers were hobbyists
- Low-cost, quick design (30 days to prototype)
- Open architecture!
- Used Intel 8088!


## IBM \& Antitrust

- Spent more on lawyers than the ENTIRE DoJ antitrust division (1969-1981)
- Was so scared of inviting antitrust scrutiny that they outsourced OS creation to Paul Allen, Bill Gates
- Open-source ISAs and peripherals helps make the case too, especially to regulators
- It's not perfect, but a company controlling $70 \%$ of computer, punch card, tabulating markets was scared of the DoJ!


## Illegal under Sherman Antitrust

- Merging with major competitor, like...
- Exxon and Mobil in 1999
- AOL and Time Warner in 2000
- Comcast and AT\&T in 2001
- Heinz and Kraft in 2015
- Buying a smaller competitor, like...
- Facebook buying instagram for \$1B
- Facebook buying whatsapp for \$22B
- Salesforce buying Slack for \$27.7B
- Amazon buys Whole Foods for \$13.7B
- Verizon buys AOL/Yahoo for \$4.4B


## Later:

- "Microsoft is trying to become the IBM of the 1990s"
- First ruling to break up Microsoft,
- Appealed, still violated law, but no longer breaking up
- Trump met with big tech leaders in 2016, all fit around one table
- 3 companies make operating systems
- 3-4 companies make phones
- "5 giant websites filled with screen-shots from the other four" (Doctorow)


# Tech consistently has more money than anyone knows what to do with...so, why not buy legislative action? 

## Different today? Not entirely.




