x86-64 Programming I

CSE 351 Summer 2021

Instructor:

Mara Kirdani-Ryan

Teaching Assistants:

Kashish Aggarwal Nick Durand Colton Jobes Tim Mandzyuk



http://xkcd.com/409/



Gentle and Loving Reminders!

- hw6 & hw7 due Friday (7/9) 8pm
- hw8 due Monday (7/12) 8pm
- Lab 1b due Friday at 8pm (7/9)
 - Submit aisle_manager.c, store_client.c, and lab1Breflect.txt

Gentle and Loving Reminders!

- Unit Summary 1 Due Monday 7/12!
 - Submitted via Gradescope
 - We're here to help! Especially if you're feeling stuck!
 - Task 3 is going out today
- We want to give you an opportunity to reflect and synthesize the material!
 - Exams are pretty terrible for this!

How are y'all feeling today?

Second Floor! Programs!

- Values in modern processors
- Critical Analysis
- Accessibility, agency and support
- Establishing and extending structures
- How programs are executed by a processor



Learning Objectives for Today!

- You should be able to:
 - Explain what an ISA is, in plain language
 - Explain the difference between registers and memory, and the tradeoffs between using each
 - Explain the effects of mov and arithmetic x86 instructions
 - Translate single lines of arithmetic C code (memory accesses and math) into assembly, and vice versa
 - Explain the growth of monopolies in every industry, across the last 50 years
 - Explain the conditions that the x86 architecture and the IBM PC were created in, and how that affected their implementations

Architecture: the HW/SW Interface



Definitions

- Architecture (ISA): The parts of a processor design that one needs to understand to write assembly code
 - "What is directly visible to software"
 - "Interface contract between HW and SW"
- Microarchitecture: Implementation of the architecture
 - CSE/EE 469

Instruction Set Architectures

- The ISA defines:
 - The system's state (*e.g.* registers, memory, program counter)
 - The instructions the CPU can execute
 - The effect that each of these instructions will have on the system state



General ISA Design Decisions

Instructions

- What instructions are available? What do they do?
- How are they encoded?
- Registers
 - How many registers are there?
 - How wide are they?
- Memory
 - How do you specify a memory location?

Instruction Set Philosophies

- Complex Instruction Set Computing (CISC): Add more and more elaborate and specialized instructions as needed
 - Lots of tools for programmers to use, but hardware must be able to handle all instructions
 - x86-64 is CISC, but only a small subset of instructions encountered with Linux programs
- Reduced Instruction Set Computing (RISC):
 Keep instruction set small and regular
 - Easier to build fast hardware
 - Let software do the complicated operations by composing simpler ones

Dominant ISAs

(intel
	x86
Designer	Intel, AMD
Bits	16-bit, 32-bit and 64-bit
Introduced	1978 (16-bit), 1985 (32-bit), 2003 (64-bit)
Design	CISC
Туре	Register-memory
Encoding	Variable (1 to 15 bytes)
Endianness	Little
Designer Bits Introduced Design Type Encoding Endianness	x86 Intel, AMD 16-bit, 32-bit and 64-bit 1978 (16-bit), 1985 (32-bit), 2003 (64-bit) CISC Register-memory Variable (1 to 15 bytes) Little

Macbooks & PCs (Core i3, i5, i7, i9) <u>x86-64 Instruction Set</u>



ARM architectures

Designer	ARM Holdings
Bits	32-bit, 64-bit
Introduced	1985; 31 years ago
Design	RISC
Туре	Register-Register
Encoding	AArch64/A64 and AArch32/A32 use 32-bit instructions, T32 (Thumb-2) uses mixed 16- and 32-bit instructions. ARMv7 user- space compatibility ^[1]

Endianness Bi (little as default)

Smartphone-like devices (iPhone, iPad, Raspberry Pi) <u>ARM Instruction Set</u>

RISC-V

Designer	University of California,
	Berkeley
Bits	32 • 64 • 128
Introduced	2010
Version	unprivileged ISA 20191213, ^[1] privileged ISA 20190608 ^[2]
Design	RISC
Туре	Load-store
Encoding	Variable
Branching	Compare-and-branch
Endianness	Little ^{[1][3]}

Mostly research, though some footholds in industry, especially in embedded

Writing Assembly Code? In 2021???

- You probably won't but understanding assembly is the key to the machine-level execution model:
 - Behavior of programs in the presence of bugs
 - When high-level language model breaks down
 - Tuning program performance
 - Which optimizations are done by the compiler?
 - Understanding sources of program inefficiency
 - Implementing systems software
 - The "states" of processes that the OS must manage
 - Special units (timers, I/O, etc.) inside processor!
 - Fighting malicious software
 - Distributed software is in binary form

Assembly Programmer's View



- Programmer-visible state
 - PC: Program Counter (%rip in x86-64)
 - Address of next instruction
 - Named registers
 - Together in "register file"
 - Heavily used program data
 - Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching

- Memory
 - Byte-addressable array
 - Code and user data
 - Includes the Stack (for supporting procedures)

x86-64 Assembly "Data Types"

- Integral data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses
- Floating point data of 4, 8, 10 or 2x8 or 4x4 or 8x2
 - Different registers for those (e.g. %xmm1, %ymm2)
 - Come from extensions to x86 (SSE, AVX, ...)
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory
- Two common syntaxes
 - "AT&T": used by our course, slides, textbook, gnu tools, ...
 - "Intel": used by Intel documentation, Intel tools, ...
 - Must know which you're reading

Not covered In 351

What is a Register?

- A location in the CPU that stores a small amount of data, which can be accessed very quickly (once every clock cycle)
- Registers have *names*, not *addresses*
 - In assembly, they start with % (e.g. %rsi)
- Registers are at the heart of assembly programming
 - They are a precious commodity in all architectures, but especially x86

x86-64 Integer Registers – 64 bits wide

%rax	%eax	% r8	%r8d
%rbx	%ebx	%r9	%r9d
%rcx	%ecx	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	% r13d
%rsp	%esp	% r14	%r14d
%rbp	%ebp	% r15	%r15d

 Can reference low-order 4 bytes (also low-order 2 & 1 bytes) general purpose

Some History: IA32 Registers – 32 bits wide



Memory vs. Registers

- Addresses vs. Names
 - 0x7FFFD024C3DC %rdi
- o Big vs. Small
 - ~ 8 GiB (16 x 8 B) = 128 B
- Slow vs. Fast
 - ~50-100 ns sub-nanosecond timescale
- Dynamic
 - Allocate as needed
- vs. Static
 - Fixed hardware allocation

Three Basic Kinds of Instructions

- 1) Transfer data between memory and register
 - Load data from memory into register
 - %reg = Mem[address]
 - Store register data into memory
 - Mem[address] = %reg

Remember: Memory is indexed just like an array of bytes!

- 2) Perform arithmetic operation on register or memory data
 - c = a + b; z = x << y; i = h & g;
- 3) Control flow: what instruction to execute next
 - Unconditional jumps to/from procedures
 - Conditional branches

Operand types

- Immediate: Constant integer data
 - Examples: \$0x400, \$-533
 - Like C literal, but prefixed with `\$'
 - Encoded with 1, 2, 4, or 8 bytes *depending on the instruction*
- Register: 1 of 16 integer registers
 - Examples: %rax, %r13
 - But %rsp reserved for special use
 - Others have special uses for particular instructions
- *Memory:* Consecutive bytes of memory at a computed address
 - Simplest example: (%rax)
 - Various other "address modes"

% rax	
%rcx	
%rdx	
%rbx	
%rsi	
%rdi	
%rsp	
%rbp	

x86-64 Introduction

- o Data transfer instruction (mov)
- Arithmetic operations
- Memory addressing modes
 - swap **example**
- Address computation instruction (lea)

Moving Data

- General form: mov_ source, destination
 - Missing letter (_) specifies size of operands
 - Note that due to backwards-compatible support for 8086 programs (16-bit machines!), "word" means 16 bits = 2 bytes in x86 instruction names
 - Lots of these in typical code
- movb src, dst
 - Move 1-byte "byte"
- movw src, dst
 - Move 2-byte "word"

- * movl src, dst
 - Move 4-byte "long word"
- movq src, dst
 - Move 8-byte "quad word"

Operand Combinations



- Cannot do memory-memory transfer with a single instruction
 - How would you do it?

Some Arithmetic Operations

Binary (two-operand) Instructions:

Maximum of one memory operand

- Beware argument order!
- No distinction
 between signed
 and unsigned
 - Only arithmetic vs. logical shifts

Format	Computation	
addq src, dst	dst = dst + src	(dst += src)
subq src, dst	dst = dst – src	
imulq src, dst	dst = dst * src	signed mult
sarq src, dst	dst = dst >> src	A rithmetic
shrq src, dst	dst = dst >> src	Logical
<pre>shlq src, dst operand size specifier</pre>	dst = dst << src	(same as salq)
xorq src, dst	dst = dst ^ src	

Just to check in!

Which of the following would implement:

 $\Re rcx = \Re rax + \Re rbx$



🖤 addq %rax,%rbx,%rcx 💙 addq %rcx,%rax,%rbx movq %rax, %rcx; addq %rbx, %rcx movq (%rbx),%rcx ;addq (%rax),%rcx 🖼 We're lost...

Some Arithmetic Operations

• Unary (one-operand) Instructions:

Format	Computation	
incq dst	dst = dst + 1	increment
decq dst	dst = dst – 1	decrement
negq dst	dst = -dst	negate
notq dst	dst = ∼dst	bitwise complement

 See CSPP Section 3.5.5 for more instructions: mulq, cqto, idivq, divq



Example of Basic Addressing Modes

```
void swap(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:		
movq	(%rdi), %rax	
movq	(%rsi), %rdx	
movq	%rdx, (%rdi)	
movq	%rax, (%rsi)	
ret		



swap:		
movq	(%rdi), %rax	
movq	(%rsi), %rdx	
movq	%rdx, (%rdi)	
movq	%rax, (%rsi)	
ret		

<u>Register</u>	<u>Variable</u>		
%rdi	\Leftrightarrow	хp	
%rsi	\Leftrightarrow	ур	
%rax	\Leftrightarrow	t0	
%rdx	⇔	t1	
l			



swap:						
movq	(%rdi)	, [%] rax	#	t0	=	*xp
movq	(%rsi)	, %rdx	#	t1	=	*yp
movq	%rdx,	(%rdi)	#	*xp	=	t1
movq	%rax,	(%rsi)	#	*yp	=	t0
ret						



swap:					
movq	(%rdi), %rax	#	t0	=	*xp
movq	(%rsi), %rdx	#	t1	=	*yp
movq	%rdx, (%rdi)	#	*xp	=	t1
movq	%rax, (%rsi)	#	*yp	=	t0
ret					



swap:					
movq	(%rdi), %rax	#	t0	=	*xp
movq	(%rsi), %rdx	#	t1	=	*yp
movq	%rdx, (%rdi)	#	*xp	=	t1
movq	%rax, (%rsi)	#	*yp	=	t0
ret					



swap:					
movq	(%rdi), %rax	#	t0	=	*xp
movq	(%rsi), %rdx	#	t1	=	*yp
movq	%rdx, (%rdi)	#	*xp	=	t1
movq	%rax, (%rsi)	#	*yp	=	t0
ret					



swap:					
movq	(%rdi), %rax	#	t0	—	*xp
movq	(%rsi), %rdx	#	t1	=	*yp
movq	%rdx, (%rdi)	#	*xp	=	t1
movq	%rax, (%rsi)	#	*yp	=	t0
ret					

How are we feeling about swap()?

Memory Addressing Modes: Basic

- Indirect: (R) Mem[Reg[R]]
 - Data in register R specifies the memory address
 - Like pointer dereference in C
 - Example: movq (%rcx), %rax
- **Displacement:** D(R) **Mem[Reg[**R]+D]
 - Data in register R specifies the start of some memory region
 - Constant displacement D specifies the offset from that address
 - <u>Example</u>: **movq** 8(%rbp), %rdx

Complete Memory Addressing Modes

• General:

- D(Rb,Ri,S) Mem[Reg[Rb]+Reg[Ri]*S+D]
 - Rb: Base register (any register)
 - Ri: Index register (any register except %rsp)
 - S: Scale factor (1, 2, 4, 8) why these numbers?
 - D: Constant displacement value (a.k.a. immediate)

• **Special cases** (see CSPP Figure 3.3 on p.181)

- D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D] (S=1)
- (Rb,Ri,S) Mem[Reg[Rb]+Reg[Ri]*S] (D=0)
- (Rb,Ri) Mem[Reg[Rb]+Reg[Ri]] (S=1,D=0)
- (,Ri,S) Mem[Reg[Ri]*S]

(Rb=0, D=0)

How are we feeling about addressing modes? We'll do more on Friday!

Summary

- We're learning about x86-64 here!
 - There are 3 types of operands in x86-64
 - Immediate, Register, Memory
 - There are 3 types of instructions in x86-64
 - Data transfer, Arithmetic, Control Flow
- Memory Addressing Modes: The addresses used for accessing memory in mov (and other) instructions can be computed in several different ways
 - Base register, index register, scale factor, and displacement map well to pointer arithmetic operations

Breakouts! Floorplan Critique!

Giving and Receiving Critique

- Mandatory compliment sandwiches!
 - One thing you like
 - One thing you'd like to improve
 - One thing you enjoy or you're excited about
- Our goal is to help each other improve!
 - We're here to help you!
 - Be here to help each other!

Breakouts! Floorplan Critique!