## Caches III

CSE 351 Winter 2020

Instructor:
Ruth Anderson
Teaching Assistants:
Jonathan Chen
Justin Johnson
Porter Jones
Josie Lee
Jeffery Tian
Callum Walker
Eddy (Tianyi) Zhou

## I'M SORRY, WE CANT APPROVE THIS PERMIIT. YOUR LAND ISN'T ZONED FOR GIANT-MONEY-BIN CONSTRUCTION.


https://what-if.xkcd.com/111/

## Administrivia

* hw15 due Friday (2/21)
* Lab 3 due Monday(2/24)
* hw16 due Monday (2/24)
* hw17 due Wednesday (2/26)


## Making memory accesses fast!

* Cache basics
* Principle of locality
* Memory hierarchies
* Cache organization
- Direct-mapped (sets; index + tag)
- Associativity (ways)
- Replacement policy
- Handling writes
* Program optimizations that consider caches


## Review: Direct-Mapped Cache



## Direct-Mapped Cache Problem



## Associativity

* What if we could store data in any place in the cache?
- More complicated hardware = more power consumed, slower
* So we combine the two ideas:
- Each address maps to exactly one set
- Each set can store block in more than one way


## Cache Organization (3)

## Note: The textbook uses "b" for offset bits

* Associativity ( $E$ ): \# of ways for each set
- Such a cache is called an "E-way set associative cache"
- We now index into cache sets, of which there are $S=C / K / E$
- Use lowest $\log _{2}(C / K / E)=s$ bits of block address
- Direct-mapped: $E=1$, so $s=\log _{2}(C / K)$ as we saw previously
- Fully associative: $E=C / K$, so $s=0$ bits



## Example Placement

| block size: <br> capacity: <br> address: | 16 blocks |
| :--- | :--- |
| 16 bits |  |

* Where would data from address $0 \times 1833$ be placed?
- Binary: 0b 0001100000110011

|  | $t=\boldsymbol{m}-\boldsymbol{s}-\boldsymbol{k}$ | $\boldsymbol{s}=\log _{2}(C / K / E)$ | $\boldsymbol{k}=\log _{2}(K)$ |
| :---: | :---: | :---: | :---: |
| $\boldsymbol{m}$-bit address: | $\operatorname{Tag}(t)$ | $\operatorname{Index}(\boldsymbol{s})$ | $\operatorname{Offset}(\boldsymbol{k})$ |
|  |  |  |  |


|  | $S=?$ <br> Direct-mapped |  |
| :---: | :---: | :---: |
| Set | Tag | Data |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |



## Block Replacement

* Any empty block in the correct set may be used to store block
* If there are no empty blocks, which one should we replace?
- No choice for direct-mapped caches
- Caches typically use something close to least recently used (LRU) (hardware usually implements "not most recently used")

| Direct-mapped |  |  |
| ---: | :--- | :--- |
| Set | Tag | Data |
| 0 | $\boxed{ }$ |  |
| 1 |  |  |
| 2 |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |


| 2-way set associative |  |  |
| :---: | :---: | :---: |
| Set | Tag | Data |
| 0 |  |  |
|  |  |  |
|  |  |  |
| 1 |  |  |
|  |  |  |
| 2 |  |  |
|  |  |  |
| 3 |  |  |

4-way set associative


## Polling Question

* We have a cache of size 2 KiB with block size of 128 B . If our cache has 2 sets, what is its associativity?
- Vote at http://pollev.com/rea
A. 2
B. 4
C. 8
D. 16
E. We're lost...
* If addresses are 16 bits wide, how wide is the Tag field?


## General Cache Organization ( $S, E, K$ )



## Notation Review

* We just introduced a lot of new variable names!
- Please be mindful of block size notation when you look at past exam questions or are watching videos

| Parameter | Variable | Formulas |
| :---: | :---: | :---: |
| Block size | $K(B$ in book $)$ |  |
| Cache size | $C$ | $M=2^{\boldsymbol{m}} \leftrightarrow \boldsymbol{m}=\log _{2} M$ |
| Associativity | $E$ | $S=2^{s} \leftrightarrow s=\log _{2} S$ <br> $K=2^{k} \leftrightarrow k=\log _{2} K$ |
| Number of Sets | $S$ | $C=K \times E \times S$ |
| Address space | $M$ | $S=\log _{2}(C / K / E)$ <br> $\boldsymbol{m}=t+s+k$ |
| Address width | $\boldsymbol{m}$ |  |
| Tag field width | $\boldsymbol{s}$ |  |
| Index field width | $k(\boldsymbol{b}$ in book) |  |
| Offset field width |  |  |

## Example Cache Parameters Problem

* 4 KiB address space, 125 cycles to go to memory. Fill in the following table:

| Cache Size | 256 B |
| :---: | :---: |
| Block Size | 32 B |
| Associativity | 2-way |
| Hit Time | 3 cycles |
| Miss Rate | $20 \%$ |
| Tag Bits |  |
| Index Bits |  |
| Offset Bits |  |
| AMAT |  |

## Cache Read



1) Locate set
2) Check if any line in set is valid and has matching tag: hit
3) Locate data starting at offset

Address of byte in memory:
$\underbrace{\overbrace{\substack{\text { set } \\ \text { index } \\ \text { its } \\ \text { offset }}}}_{\text {tag }}$
data begins at this offset

## Example: Direct-Mapped Cache ( $E=1$ )

Direct-mapped: One line per set
Block Size $K=8 \mathrm{~B}$


## Example: Direct-Mapped Cache ( $E=1$ )

Direct-mapped: One line per set
Block Size $K=8 \mathrm{~B}$


## Example: Direct-Mapped Cache ( $E=1$ )

Direct-mapped: One line per set
Block Size $K=8 \mathrm{~B}$


No match? Then old line gets evicted and replaced

## Example: Set-Associative Cache ( $E=2$ )

2-way: Two lines per set
Block Size $K=8 \mathrm{~B}$

Address of short int:

| bits | $0 \ldots 01$ | 100 |
| :--- | :--- | :--- |


|  |  |
| :---: | :---: |



|  |  |
| :---: | :---: |

## Example: Set-Associative Cache ( $E=2$ )



## Example: Set-Associative Cache ( $E=2$ )

2-way: Two lines per set
Block Size $K=8 \mathrm{~B}$
Address of short int:

short int (2 $B$ ) is here
No match?

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...


## Types of Cache Misses: 3 C's!

* Compulsory (cold) miss
- Occurs on first access to a block
* Conflict miss
- Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
- e.g. referencing blocks $0,8,0,8, \ldots$ could miss every time
- Direct-mapped caches have more conflict misses than $E$-way set-associative (where $E>1$ )
* Capacity miss
- Occurs when the set of active cache blocks (the working set) is larger than the cache (just won't fit, even if cache was fullyassociative)
- Note: Fully-associative only has Compulsory and Capacity misses


## Example Code Analysis Problem

* Assuming the cache starts cold (all blocks invalid) and sum, i, and $j$ are stored in registers, calculate the miss rate:
- $m=12$ bits, $C=256 \mathrm{~B}, K=32 \mathrm{~B}, E=2$

```
#define SIZE 8
long ar[SIZE][SIZE], sum = 0; // &ar=0x800
for (int i = 0; i < SIZE; i++)
    for (int j = 0; j < SIZE; j++)
        sum += ar[i][j];
```

