


CSE 351 Summer 2020

Instructor: Teaching Assistants: Porter Jones Amy Xu Callum Walker

Sam Wolfson

Tim Mandzyuk



http://xkcd.com/908/


### Administrivia

- Questions doc: <u>https://tinyurl.com/CSE351-8-3</u>
- hw16 due Wednesday (8/5) 10:30am
- hw17 due Friday (8/7) 10:30am
- ✤ Lab 4 due Wednesday (8/12) 11:59pm
  - All about caches!
- Unit Summary 2 Due Wednesday (8/5) 11:59pm

# What about writes?


- Multiple copies of data may exist: \*
  - multiple levels of cache and main memory
- \* What to do on a write-hit? (block/drite alredy: a cache)
  - Write-through: write immediately to next level
  - Write-back: defer write to next level until line is evicted (replaced)
    - Must track which cache lines have been modified ("dirty bit") out for write-back
- \* What to do on a write-miss? ( block/data not already in cache)
  - Write allocate: ("fetch on write") load into cache, then execute the write-hit policy
    - Good if more writes or reads to the location follow
  - No-write allocate: ("write around") just write immediately to next level
- Typical caches:
  - Write-back + Write allocate, usually
  - Write-through + No-write allocate, occasionally


<u>Note</u>: While unrealistic, this example assumes that all requests have offset 0 and are for a block's worth of data.



Not valid x86, just using block num instead of full byte address to keep the example simple

#### 1) mov \$0xFACE, (F) Write Miss!






<u>Step 1</u>: Bring **F** into cache

Step 2: Write 0xFACE to cache only and set the dirty bit


#### 1) mov \$0xFACE, (F) Write Miss




<u>Step 1</u>: Bring **F** into cache


Step 2: Write 0xFACE to cache only and set the dirty bit

#### Memory:






Memory:




Step: Write 0xFEED to cache only (and set the dirty bit)

1) mov \$0xFACE, (F)2) mov \$0xFEED, (F)Write MissWrite Hit









 1) mov \$0xFACE, (F)
 2) mov \$0xFEED, (F)
 3) mov (G), %ax

 Write Miss
 Write Hit
 Read Miss!






### **Cache Simulator**

- Want to play around with cache parameters and policies? Check out our cache simulator!
  - https://courses.cs.washington.edu/courses/cse351/cachesim/
- Way to use:
  - Take advantage of "explain mode" and navigable history to test your own hypotheses and answer your own questions
  - Self-guided Cache Sim Demo posted along with Section 6
  - Will be used in hw17 Lab 4 Preparation

# **Polling Question [Cache IV]**




data con

- Which of the following cache statements is FALSE?
  - Vote at <u>http://pollev.com/pbjones</u>
  - A.) We can reduce compulsory misses by decreasing our block size Smaller block on miss
    - B. We can reduce conflict misses by increasing associativity True! More options to place blocks before More options to place blocks before
    - C. A write-back cache will save time for code with frequently used blocks good temporal locality on writes are sarely evicted, fever
    - **D.** A write-through cache will always match data with the memory hierarchy level below it  $\frac{y_{e}s_{f}}{g_{e}s_{f}}$
    - E. We're lost...

# **Optimizations for the Memory Hierarchy**


- Write code that has locality!
  - Spatial: access data contiguously
  - <u>Temporal</u>: make sure access to the same data is not too far apart in time
- How can you achieve locality?
  - Adjust memory accesses in *code* (software) to improve miss rate (MR)
    - Requires knowledge of *both* how caches work as well as your system's parameters
  - Proper choice of algorithm
  - Loop transformations

### **Example:** Matrix Multiplication




# **Matrices in Memory**

- How do cache blocks fit into this scheme?
  - Row major matrix in memory:



# Naïve Matrix Multiply modrix ~~~~




# Cache Miss Analysis (Naïve)



- Scenario Parameters:


  - Cache size  $C \ll n$  (much smaller than n)



# Cache Miss Analysis (Naïve)




- Scenario Parameters:
  - Square matrix (n×n), elements are doubles
  - Cache block size *K* = 64 B = 8 doubles
  - Cache size  $C \ll n$  (much smaller than n)



# Cache Miss Analysis (Naïve)



- Scenario Parameters:
  - Square matrix (n×n), elements are doubles
  - Cache block size K = 64 B = 8 doubles
  - Cache size C << n (much smaller than n)</li>




# Linear Algebra to the Rescue (1)



- Can get the same result of a matrix multiplication by splitting the matrices into smaller submatrices (matrix "blocks")
- \* For example, multiply two 4×4 matrices:  $A = \begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ with } B \text{ defined similarly.}$   $AB = \begin{bmatrix} (A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\ (A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22}) \end{bmatrix}$

# Linear Algebra to the Rescue (2)

This is extra (non-testable) material




Matrices of size  $n \times n$ , split into 4 blocks of size r (n=4r)

$$C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_{k} A_{2k}^{*}B_{k2}$$

- Multiplication operates on small "block" matrices
  - Choose size so that they fit in the cache!
  - This technique called "cache blocking" A

# **Blocked Matrix Multiply**

Blocked version of the naïve algorithm:




#### r = block matrix size (assume r divides n evenly)

#### L18: Caches IV

# Cache Miss Analysis (Blocked)

- Scenario Parameters:
  - Cache block size K = 64 B = 8 doubles
  - Cache size C << n (much smaller than n)</li>
  - Three blocks  $\square$  ( $r \times r$ ) fit into cache:  $3r^2 < C$ 
    - $r^2$  elements per block, 8 per cache block
- Each block iteration:
  - $r^2/8$  misses per block

$$2n/r \times r^2/8 = nr/4$$



n/r blocks

n/r blocks in row and column




# Cache Miss Analysis (Blocked)


- Scenario Parameters:
  - Cache block size K = 64 B = 8 doubles
  - Cache size C << n (much smaller than n)</li>
  - Three blocks  $\square$  ( $r \times r$ ) fit into cache:  $3r^2 < C$ 
    - $r^2$  elements per block, 8 per cache block
- Each block iteration:
  - $r^{2}/8$  misses per block

$$2n/r \times r^2/8 = nr/4$$



 Afterwards in cache (schematic)





Х




n/r blocks


Ignoring

matrix

# Cache Miss Analysis (Blocked)

- Scenario Parameters:
  - Cache block size K = 64 B = 8 doubles
  - Cache size  $C \ll n$  (much smaller than n)
  - Three blocks  $\square$  ( $r \times r$ ) fit into cache:  $3r^2 < C$ 
    - $r^2$  elements per block, 8 per cache block
- Each block iteration:
  - $r^2/8$  misses per block
  - $2n/r \times r^2/8 = nr/4$






n/r blocks in row and column

Total misses:

before: 9/2 n3


•  $nr/4 \times (n/r)2 = \frac{n^3}{(4r)}$ 

### **Matrix Multiply Visualization**



# **Cache-Friendly Code**

- Programmer can optimize for cache performance
  - How data structures are organized
  - How data are accessed
    - Nested loop structure
    - Blocking is a general technique
- All systems favor "cache-friendly code"
  - Getting absolute optimum performance is very platform specific
    - Cache size, cache block size, associativity, etc.
  - Can get most of the advantage with generic code
    - Keep working set reasonably small (temporal locality)
    - Use small strides (spatial locality)
    - Focus on inner loop code



# Learning About Your Machine


#### & Linux:

- lscpu
- Is /sys/devices/system/cpu/cpu0/cache/index0/
  - <u>Example</u>: cat /sys/devices/system/cpu/cpu0/cache/index\*/size


#### Windows:

- wmic memcache get <query> (all values in KB)
- Example: wmic memcache get MaxCacheSize
- Modern processor specs: <u>http://www.7-cpu.com/</u>

1) mov 0xFACE, F 2) mov 0xFEED, F 3) mov G, ax








# **Cache Miss Analysis Comparison**


- Scenario Parameters:
  - Square matrix (n×n) of doubles
  - Cache size  $C \ll n$  and three blocks  $(r \times r)$  fit into cache:  $3r^2 < C$

Naïve:  $= \longrightarrow \times$ 

Blocked:




CSE351, Summer 2020



Cache block size K = 64 B = 8 doubles

### **Exceptions - Handout**

- An *exception* is transfer of control to the operating system (OS) kernel in response to some *event* (*i.e.* change in processor state)
  - Kernel is the memory-resident part of the OS
  - <u>Examples</u>: division by 0, page fault, I/O request completes, Ctrl-C



How does the system know where to jump to in the OS?

### **Notes Diagrams**

