Caches III

CSE 351 Summer 2020

Instructor:

Porter Jones


Teaching Assistants:

Amy Xu

Callum Walker

Sam Wolfson

Tim Mandzyuk



https://what-if.xkcd.com/111/

Administrivia

- Questions doc: <u>https://tinyurl.com/CSE351-7-31</u>
- hw16 due Wednesday (8/5) 10:30am
- ✤ Lab 3 due Tonight (7/31) 11:59pm
 - You get to write some buffer overflow exploits!
- Lab 4 released later today
 - All about caches!
- Unit Summary 2 Due next Wednesday (8/5) 11:59pm

L17: Caches III

Making memory accesses fast!


- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
 - Direct-mapped (sets; index + tag)
 - Associativity (ways)
 - Replacement policy
 - Handling writes
- Program optimizations that consider caches

Review: Cache Parameters

- Block size (K): basic unit of transfer between memory and the cache, given in bytes (e.g. 64 B).
- Cache size (C): Total amount of data that can be stored in the cache, given in bytes (e.g. 32 KiB).
 - Must be multiple of block size
 - Number of blocks in cache is calculated by C/K
- Associativity (E): Number of ways blocks can be stored in a cache set, or how many blocks in each set
- Number of sets (S): Number of unique sets that blocks can be placed into in a cache (calculated as C/K/E).

Review: TIO address breakdown

TIO address breakdown:




- Index (s) field tells you where to look in cache
 - Number of bits is determined by number of sets $(\log_2(C/K/E))$
 - Need enough bits to reference every set in the cache
- Tag (t) field lets you check that data is the block you want
 - Rest of the bits not used for index and offset (m s k)
- Offset (k) field selects specified start byte within block
 - Number of bits is determined by block size $(\log_2(K))$
 - Need enough bits to reference every byte in a block


Review: Cache Lookup Process

- CPU requests data at a given address
- Cache breaks down address into different bit fields
 - Determines offset, index, and tag bits
- Cache checks to see if block containing address is already in the cache
 - Uses index bits to find which set to look in
 - Uses tag bits to make sure the block in the set matches
- If block is in the cache, it's a cache hit
 - Data is returned to CPU starting at byte offset
- If block is not in the cache, it's a cache miss
 - Block is loaded from memory into the cache, evicting other blocks from the cache if necessary
 - Data is returned to CPU starting at byte offset

Review: Direct-Mapped Cache




Direct-Mapped Cache Problem



Associativity

- What if we could store data in any place in the cache? *
 - More complicated hardware = more power consumed, slower
- So we combine the two ideas:
 - Each address maps to exactly one set
 - Each set can store block in more than one way




direct-mapped

Cache Organization (3)

Note: The textbook uses "b" for offset bits


- Associativity (E): # of ways for each set
 - Such a cache is called an "E-way set associative cache"
 - We now index into cache *sets*, of which there are S = C/K/E
 - Use lowest $\log_2(C/K/E) = s$ bits of block address
 - <u>Direct-mapped</u>: E = 1, so $s = \log_2(C/K)$ as we saw previously
 - Fully associative: E = C/K, so s = 0 bits



Example Placement

block size:	16 B			
capacity:	8 blocks			
address:	16 bits			


- Where would data from address 0x1833 be placed?
 - Binary: 0b 0001 1000 0011 0011



s = ? Direct-mapped		s = ? 2-way set associative			2	<pre>s = ? 4-way set associative</pre>		
Set	Tag	Data	Set	Tag	Data	Set	Tag	Data
0			0					
1			0			0		
2			1			0		
3			±					
4			2					
5			2			1		
6			3					
7								

Block Replacement


- Any empty block in the correct set may be used to store block
- If there are no empty blocks, which one should we replace?
 - No choice for direct-mapped caches
 - Caches typically use something close to *least recently used (LRU)* (hardware usually implements "not most recently used")



Polling Question [Cache III]

- We have a cache of size 2 KiB with block size of 128 B.
 If our cache has 2 sets, what is its associativity?
 - Vote at <u>http://pollev.com/pbjones</u>
 - A. 2
 - **B.** 4
 - **C.** 8
 - **D.** 16
 - E. We're lost...
- If addresses are 16 bits wide, how wide is the Tag field?

General Cache Organization (*S*, *E*, *K***)**



Notation Review

- We just introduced a lot of new variable names!
 - Please be mindful of block size notation when you look at past exam questions or are watching videos

Parameter	Variable	Formulas
Block size	K (B in book)	
Cache size	С	$M = 2^m \leftrightarrow m = \log M$
Associativity	Ε	$M = 2^{m} \leftrightarrow m = \log_{2} M$ $S = 2^{s} \leftrightarrow s = \log_{2} S$
Number of Sets	S	$K = 2^k \leftrightarrow k = \log_2 K$
Address space	М	$C = K \times E \times S$
Address width	m	$c = K \times E \times S$ $s = \log_2(C/K/E)$
Tag field width	t	$m = \frac{t}{t} + s + \frac{k}{k}$
Index field width	S	
Offset field width	k (b in book)	

Example Cache Parameters Problem

4 KiB address space, 125 cycles to go to memory.
 Fill in the following table:

Cache Size	256 B
Block Size	32 B
Associativity	2-way
Hit Time	3 cycles
Miss Rate	20%
Tag Bits	
Index Bits	
Offset Bits	
AMAT	

L17: Caches III


Locate set

Check if any line in set

1)


2)

Cache Read




Example: Direct-Mapped Cache (*E* = 1**)**

Direct-mapped: One line per set Block Size K = 8 B




Example: Direct-Mapped Cache (*E* = 1**)**

Direct-mapped: One line per set Block Size K = 8 B




Example: Direct-Mapped Cache (*E* = 1**)**

Direct-mapped: One line per set Block Size K = 8 B




No match? Then old line gets evicted and replaced


Example: Set-Associative Cache (*E* = 2**)**




• • •



Example: Set-Associative Cache (*E* = 2**)**



Example: Set-Associative Cache (*E* = 2**)**



No match?

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

Types of Cache Misses: 3 C's!

- Compulsory (cold) miss
 - Occurs on first access to a block
- Conflict miss
 - Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
 - e.g. referencing blocks 0, 8, 0, 8, ... could miss every time
 - Direct-mapped caches have more conflict misses than *E*-way set-associative (where *E* > 1)
- Capacity miss
 - Occurs when the set of active cache blocks (the *working set*) is larger than the cache (just won't fit, even if cache was *fully-associative*)
 - **Note:** *Fully-associative* only has Compulsory and Capacity misses

Example Code Analysis Problem

- Assuming the cache starts <u>cold</u> (all blocks invalid) and sum, i, and j are stored in registers, calculate the miss rate:
 - m = 12 bits, C = 256 B, K = 32 B, E = 2

#define SIZE 8
long ar[SIZE][SIZE], sum = 0; // &ar=0x800
for (int i = 0; i < SIZE; i++)
 for (int j = 0; j < SIZE; j++)
 sum += ar[i][j];</pre>