## Memory & Caches I

CSE 351 Summer 2020

#### **Instructor:**


**Porter Jones** 

#### **Teaching Assistants:**

Amy Xu
Callum Walker
Sam Wolfson
Tim Mandzyuk









**Alt text:** I looked at some of the data dumps from vulnerable sites, and it was ... bad. I saw emails, passwords, password hints. SSL keys and session cookies. Important servers brimming with visitor IPs. Attack ships on fire off the shoulder of Orion, c-beams glittering in the dark near the Tannhäuser Gate. I should probably patch OpenSSL.

http://xkcd.com/1353/

#### **Administrivia**

- Questions doc: <a href="https://tinyurl.com/CSE351-7-27">https://tinyurl.com/CSE351-7-27</a>
- ♦ hw14 due Wednesday (7/29) 10:30am
  - This one is especially long, please start early
- ♦ hw15 due Friday (7/31) 10:30am
- - You get to write some buffer overflow exploits!
- ❖ Unit Summary 2 Due next Wednesday (8/5) 11:59pm

## Roadmap

#### C:

```
car *c = malloc(sizeof(car));
c->miles = 100;
c->gals = 17;
float mpg = get_mpg(c);
free(c);
```

#### Java:

Memory & data
Integers & floats
x86 assembly
Procedures & stacks
Executables
Arrays & structs

#### Memory & caches

Processes
Virtual memory
Memory allocation
Java vs. C

# Assembly language:

```
get_mpg:
    pushq %rbp
    movq %rsp, %rbp
    ...
    popq %rbp
    ret
```


## Machine code:

#### OS:



# Computer system:







#### **Aside: Units and Prefixes**

- Here focusing on large numbers (exponents > 0)
- Note that  $10^3 \approx 2^{10}$
- SI prefixes are ambiguous if base 10 or 2
- IEC prefixes are unambiguously base 2

SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
$10^{3}$	Kilo-	K	2 <sup>10</sup>	Kibi-	Ki
$10^{6}$	Mega-	M	2 <sup>20</sup>	Mebi-	Mi
10 <sup>9</sup>	Giga-	G	2 <sup>30</sup>	Gibi-	Gi
$10^{12}$	Tera-	T	240	Tebi-	Ti
$10^{15}$	Peta-	P	2 <sup>50</sup>	Pebi-	Pi
$10^{18}$	Exa-	Е	2 <sup>60</sup>	Exbi-	Ei
$10^{21}$	Zetta-	Z	2 <sup>70</sup>	Zebi-	Zi
$10^{24}$	Yotta-	Y	2 <sup>80</sup>	Yobi-	Yi

#### **How to Remember?**

Will be given to you on Final reference sheet

#### Mnemonics

- There unfortunately isn't one well-accepted mnemonic
  - But that shouldn't stop you from trying to come with one!
- Killer Mechanical Giraffe Teaches Pet, Extinct Zebra to Yodel
- Kirby Missed Ganondorf Terribly, Potentially Exterminating
   Zelda and Yoshi
- xkcd: Karl Marx Gave The Proletariat Eleven Zeppelins, Yo
  - https://xkcd.com/992/
- Post your best on Piazza!

## How does execution time grow with SIZE?


```
int array[SIZE];
int sum = 0;

for (int i = 0; i < 2000000; i++) {
   for (int j = 0; j < SIZE; j++) {
      sum += array[j];
   }
}</pre>
```

**Plot:** 

Execution Time


#### **Actual Data**



## Making memory accesses fast!


- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
- Program optimizations that consider caches

#### **Processor-Memory Gap**



## **Problem: Processor-Memory Bottleneck**

Processor performance doubled about every 18 months



Bus latency / bandwidth evolved much slower






Core 2 Duo:
Bandwidth
2 Bytes/cycle
Latency
100-200 cycles (30-60ns)

Main Memory



**Problem: lots of waiting on memory** 




**cycle**: single machine step (fixed-time)


# Cache (§)

- Pronunciation: "cash"
  - We abbreviate this as "\$"
- English: A hidden storage space for provisions, weapons, and/or treasures
- Computer: Memory with short access time used for the storage of frequently or recently used instructions (i-cache/I\$) or data (d-cache/D\$)
  - More generally: Used to optimize data transfers between any system elements with different characteristics (network interface cache, I/O cache, etc.)

#### **General Cache Mechanics**




## **General Cache Concepts: Hit**



L15: Caches I

## **General Cache Concepts: Miss**



## Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

block

## Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

- Temporal locality:
  - Recently referenced items are *likely* to be referenced again in the near future

block

block

## **Why Caches Work**

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently



- Recently referenced items are *likely* to be referenced again in the near future
- Spatial locality:
  - Items with nearby addresses tend to be referenced close together in time
- How do caches take advantage of this?



## **Example: Any Locality?**

```
sum = 0;
for (i = 0; i < n; i++)
{
   sum += a[i];
}
return sum;</pre>
```

#### Data:

Temporal: sum referenced in each iteration

Spatial: consecutive elements of array a [] accessed

#### Instructions:

<u>Temporal</u>: cycle through loop repeatedly

Spatial: reference instructions in sequence

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];


   return sum;
}</pre>
```

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];

   return sum;
}</pre>
```

#### **Layout in Memory**




Note: 76 is just one possible starting address of array a

```
M = 3, N=4

a[0][0] a[0][1] a[0][2] a[0][3]

a[1][0] a[1][1] a[1][2] a[1][3]

a[2][0] a[2][1] a[2][2] a[2][3]
```



```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;

   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];


   return sum;
}</pre>
```

```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;


   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];

   return sum;
}</pre>
```

#### **Layout in Memory**




# M = 3, N=4 a[0][0] a[0][1] a[0][2] a[0][3] a[1][0] a[1][1] a[1][2] a[1][3] a[2][0] a[2][1] a[2][2] a[2][3]



What is wrong with this code?


How can it be fixed?



What is wrong with this code?

How can it be fixed?

#### Layout in Memory (M = ?, N = 3, L = 4)



#### **Cache Performance Metrics**

- Huge difference between a cache hit and a cache miss
  - Could be 100x speed difference between accessing cache and main memory (measured in clock cycles)
- Miss Rate (MR)
  - Fraction of memory references not found in cache (misses / accesses) = 1 Hit Rate

    Hit takes HT 73C PU
- Hit Time (HT)
  - Time to deliver a block in the cache to the processor
    - Includes time to determine whether the block is in the cache
- Miss Penalty (MP)
  - Additional time required because of a miss

#### **Cache Performance**

- Two things hurt the performance of a cache:
  - Miss rate and miss penalty
- Average Memory Access Time (AMAT): average time to access memory considering both hits and misses

```
AMAT = Hit time + Miss rate × Miss penalty (abbreviated AMAT = HT + MR × MP)
```

- 99% hit rate twice as good as 97% hit rate!
  - Assume HT of 1 clock cycle and MP of 100 clock cycles
  - 97%: AMAT =
  - 99%: AMAT =

## **Polling Question [Cache I]**

Processor specs: 200 ps clock, MP of 50 clock cycles,
 MR of 0.02 misses/instruction, and HT of 1 clock cycle

AMAT =

- Which improvement would be best?
  - Vote at <a href="http://PollEv.com/pbjones">http://PollEv.com/pbjones</a>
  - A. 190 ps clock
  - B. Miss penalty of 40 clock cycles
  - C. MR of 0.015 misses/instruction

#### Can we have more than one cache?

- Why would we want to do that?
  - Avoid going to memory!
- Typical performance numbers:
  - Miss Rate
    - L1 MR = 3-10%
    - L2 MR = Quite small (e.g. < 1%), depending on parameters, etc.
  - Hit Time
    - L1 HT = 4 clock cycles
    - L2 HT = 10 clock cycles
  - Miss Penalty
    - P = 50-200 cycles for missing in L2 & going to main memory
    - Trend: increasing!

## **Summary**

#### Memory Hierarchy

- Successively higher levels contain "most used" data from lower levels
- Exploits temporal and spatial locality
- Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics

#### Cache Performance

- Ideal case: found in cache (hit)
- Bad case: not found in cache (miss), search in next level
- Average Memory Access Time (AMAT) = HT + MR × MP
  - Hurt by Miss Rate and Miss Penalty