

# x86-64 Programming II

CSE 351 Summer 2020

## Instructor:

Porter Jones


## Teaching Assistants:

Amy Xu

Callum Walker

Sam Wolfson

Tim Mandzyuk



<http://xkcd.com/409/>

# Administrivia

- ❖ Questions doc: <https://tinyurl.com/CSE351-7-10>
- ❖ **See my email about accommodations!**
- ❖ Lab 1b now due Monday at 11:59pm (7/13)
  - Submit `aisle_manager.c`, `store_client.c`, and `lab1Breflect.txt`
  - Can still use late days until 7/15
- ❖ hw6, hw7 now due Monday (7/13) – 10:30am
- ❖ Unit Summary 1 now due Friday (7/17) – 11:59pm
  - Can still use late days until 7/20
- ❖ Mid-quarter Survey still due Friday (7/17) – 11:59pm
- ❖ hw8, hw9, hw10 now due Monday (7/20) – 10:30am

# Administrivia

- ❖ Lab1a grades released later today
  - Talk to us about any questions you have!
  - Regrades open 24 hours after an assignment is due, stay open usually for about a week
  
- ❖ Lab 2 released later today!
  - Debugging x86-64 assembly using gdb
  
- ❖ I will now drop your lowest homework score (see Syllabus for more details).
  - Essentially will bump your homework total up by 11.5 points (the largest single homework total).

# x86-64 Introduction

- ❖ Data transfer instruction (`mov`)
- ❖ Arithmetic operations
- ❖ **Memory addressing modes**
- ❖ **Address computation instruction (`lea`)**

# Memory Addressing Modes: Basic

## ❖ Indirect: (R) Mem[Reg[R]]

- Data in register R specifies the memory address
- Like pointer dereference in C

- Example: `movq (%rcx), %rax`  
*Copy 8-byte value from memory at address stored in %rcx to %rax*

## ❖ Displacement: D(R) Mem[Reg[R]+D]

- Data in register R specifies the *start* of some memory region
- Constant displacement D specifies the offset from that address *in bytes*

- Example: `movq 8(%rbp), %rdx`  
*Copy 8 byte value from memory at address 8 bytes higher than address in %rbp to %rdx*

# Complete Memory Addressing Modes

## ❖ General:

$$\blacksquare D(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S + D]$$

- Rb: Base register (any register)
- Ri: Index register (any register except %rsp)
- S: Scale factor (1, 2, 4, 8) – *why these numbers?*
- D: Constant displacement value (a.k.a. immediate)

$$ar[i] = *(ar + i * \text{sizeof}(\text{type}))$$

any extra displacement

sizes of types!

## ❖ Special cases (see CSPP Figure 3.3 on p.181)

- $D(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D] \quad (S=1)$
- $(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S] \quad (D=0)$
- $(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]] \quad (S=1, D=0)$
- $(, Ri, S) \quad \text{Mem}[\text{Reg}[Ri] * S] \quad (Rb=0, D=0)$

# Address Computation Examples

%rdx	0xf000
%rcx	0x0100

$$D(Rb, Ri, S) \rightarrow \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S + D]$$

Expression	Address Computation	Address
<sup>D</sup> 0x8 ( <sup>Rb</sup> %rdx)	$0xf000 + 0x8 =$	0xf008
( <sup>Rb</sup> %rdx, <sup>Ri</sup> %rcx)	$0xf000 + 0x100 =$	0xf100
( <sup>Rb</sup> %rdx, <sup>Ri</sup> %rcx, <sup>S</sup> 4)	$0xf000 + 0x100 * 4 =$	0xf400
<sup>D</sup> 0x80 ( <sup>Ri</sup> , <sup>S</sup> %rdx, 2)	$0xf000 * 2 + 0x80 =$	

Shifting trick  $\rightarrow 0xf000 \ll 1 = 0x1e000$   
 $0b1111\ 0000\ 0000\ 0000 \ll 1 = 0b1110\ 0000\ 0000\ 0000$

# Address Computation Instruction

- ❖ `leaq src, dst`
  - "lea" stands for *load effective address*
  - `src` is address expression (any of the formats we've seen)
  - `dst` is a register
  - Sets `dst` to the *address* computed by the `src` expression  
(does not go to memory! – it just does math)
  - Example: `leaq (%rdx, %rcx, 4), %rax`

## ❖ Uses:

- Computing addresses without a memory reference
  - e.g. translation of `p = &x[i];`
- Computing arithmetic expressions of the form  $x + k * i + d$ 
  - Though `k` can only be 1, 2, 4, or 8

$$rax = \frac{rdx + rcx * 4}{}$$


no dereference

these are slow

can do this fast!



# Example: lea vs. mov



$$\begin{aligned}
 (rdx, rcx, 2) &= rdx + rcx * 4 \\
 &= 0x100 + 4 * 4 \\
 &= 0x110
 \end{aligned}$$

```

    leaq (%rdx, %rcx, 4), %rax
    movq (%rdx, %rcx, 4), %rbx
    leaq (%rdx), %rdi
    movq (%rdx), %rsi
  
```

*No dereference* (pointing to leaq instructions)

*Dereference occurs* (pointing to movq instructions)

lea – “It just does math”

# Arithmetic Example

```
long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq   %rcx, %rax
    ret
```

Register	Use(s)
%rdi	1 <sup>st</sup> argument (x)
%rsi	2 <sup>nd</sup> argument (y)
%rdx	3 <sup>rd</sup> argument (z)

- ❖ Interesting Instructions
  - leaq: “address” computation
  - salq: shift
  - imulq: multiplication
    - Only used once!

# Arithmetic Example

```

long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}

```

Register	Use(s)
%rdi	x
%rsi	y
%rdx	z, t4
%rax	t1, t2, rval
%rcx	t5

$(rdi, rsi) = rdi + rsi = x + y$   
 $(rsi, rsi, 2) = rsi + rsi * 2 = rsi * 3 = y * 3$

```

arith:
    leaq    (%rdi,%rsi), %rax    # rax/t1    = x + y
    addq   %rdx, %rax          # rax/t2    = t1 + z
    leaq   (%rsi,%rsi,2), %rdx  # rdx       = 3 * y
    salq   $4, %rdx           # rdx/t4    = (3*y) * 16
    leaq   4(%rdi,%rdx), %rcx   # rcx/t5    = x + t4 + 4
    imulq  %rcx, %rax          # rax/rval  = t5 * t2
    ret

```

# Polling Question [Asm II – a]

❖ Which of the following x86-64 instructions correctly calculates  $\%rax = 9 * \%rdi$ ?

▪ Vote at <http://pollev.com/pbjones>

~~A. `leaq (,%rdi,9), %rax`~~ *must be 1, 2, 4, 8*

~~B. `movq (,%rdi,9), %rax`~~

**C. `leaq (%rdi,%rdi,8), %rax`**  $\equiv rax = 9 * rdi$

~~D. `movq (%rdi,%rdi,8), %rax`~~  $\equiv rax = * (9 * rdi)$

E. We're lost...

*movq has a dereference which we don't want*

# Control Flow

Register	Use(s)
%rdi	1 <sup>st</sup> argument (x)
%rsi	2 <sup>nd</sup> argument (y)
%rax	return value

```
long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}
```

```
max:
    ???
    movq    %rdi, %rax
    ???
    ???
    movq    %rsi, %rax
    ???
    ret
```

# Control Flow

Register	Use(s)
%rdi	1 <sup>st</sup> argument (x)
%rsi	2 <sup>nd</sup> argument (y)
%rax	return value


```

long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}

```

**Conditional jump**

**Unconditional jump**



# Conditionals and Control Flow

- ❖ Conditional branch/*jump*
  - Jump to somewhere else if some *condition* is true, otherwise execute next instruction
- ❖ Unconditional branch/*jump*
  - *Always* jump when you get to this instruction
- ❖ Together, they can implement most control flow constructs in high-level languages:
  - **if** (*condition*) **then** {...} **else** {...}
  - **while** (*condition*) {...}
  - **do** {...} **while** (*condition*)
  - **for** (*initialization*; *condition*; *iterative*) {...}
  - **switch** {...}




# x86 Control Flow


- ❖ **Condition codes**
- ❖ **Conditional and unconditional branches**
- ❖ **Loops**
- ❖ **Switches**

# Processor State (x86-64, partial)

- ❖ Information about currently executing program
  - Temporary data ( `%rax`, ... )
  - Location of runtime stack ( `%rsp` )
  - Location of current code control point ( `%rip`, ... )
  - Status of recent tests ( **CF**, **ZF**, **SF**, **OF** ) "flags"
    - Single bit registers:



current top of the Stack



# Condition Codes (Implicit Setting)

example:  
 $rax = 0x80000000$   
 $addq \%rax, \%rax$   
 $0b1000000000000000$   
 $+ 0b1000000000000000$   


---

 $r = 0b0000000000000000$   
 CF = 1 ← carry bit  
 ZF = 1 ← r == 0  
 SF = 0 ← msb  
 OF = 1  
 $\ominus + \ominus = \oplus$  !

- ❖ Implicitly set by arithmetic operations
  - (think of it as side effects)
  - Example: **addq** src, dst  $\leftrightarrow$  r = d+s
  - **CF=1** if carry out from MSB (*unsigned* overflow)
  - **ZF=1** if r==0
  - **SF=1** if r<0 (if MSB is 1)
  - **OF=1** if *signed* overflow  
 (s>0 && d>0 && r<0) || (s<0 && d<0 && r>=0)
  - Not set by lea instruction (beware!)

<b>CF</b>	Carry Flag	<b>ZF</b>	Zero Flag	<b>SF</b>	Sign Flag	<b>OF</b>	<i>signed</i> Overflow Flag
-----------	------------	-----------	-----------	-----------	-----------	-----------	-----------------------------

# Condition Codes (Explicit Setting: Compare)

## ❖ Explicitly set by **Compare** instruction

- **cmpq** src1, src2 *like subq but doesn't store result*
- **cmpq** a, b sets flags based on  $b-a$ , but doesn't store  $b-a$   
 *$r = b - a$*
- **CF=1** if carry out from MSB (good for *unsigned* comparison)
- **ZF=1** if  $a==b$  ( *$b-a==0$ ) ( $r==0$ )*
- **SF=1** if  $(b-a) < 0$  (if MSB is 1) ( *$r < 0$ )*)
- **OF=1** if *signed* overflow  
 $(a > 0 \ \&\& \ b < 0 \ \&\& \ (b-a) > 0) \ ||$   
 $(a < 0 \ \&\& \ b > 0 \ \&\& \ (b-a) < 0)$

CF

Carry Flag

ZF

Zero Flag

SF

Sign Flag


OF

Overflow Flag

# Condition Codes (Explicit Setting: Test)

## ❖ Explicitly set by **Test** instruction

- **testq** src2, src1 *like andq but doesn't store result*
- **testq** a, b sets flags based on a&b, but doesn't store a&b
  - Useful to have one of the operands be a *mask* *r = a & b*
- Can't have carry out (**CF**) or overflow (**OF**) *CF=0* *OF=0*
- **ZF=1** if  $a \& b == 0$  (*r == 0*)
- **SF=1** if  $a \& b < 0$  (signed) (*r < 0*)



# Using Condition Codes: Jumping

## ❖ j\* Instructions

- Jumps to **target** (an address) based on condition codes

don't worry about the details

result (always compared to 0)

Instruction	Condition	Description
<code>jmp target</code>	1	Unconditional
<code>j<u>e</u> target</code>	ZF	Equal / Zero
<code>j<u>ne</u> target</code>	$\sim$ ZF	Not Equal / Not Zero
<code>j<u>s</u> target</code>	SF	Negative
<code>j<u>ns</u> target</code>	$\sim$ SF	Nonnegative
<code>j<u>g</u> target</code>	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (Signed)
<code>j<u>ge</u> target</code>	$\sim (SF \wedge OF)$	Greater or Equal (Signed)
<code>j<u>l</u> target</code>	$(SF \wedge OF)$	Less (Signed)
<code>j<u>le</u> target</code>	$(SF \wedge OF) \   \ ZF$	Less or Equal (Signed)
<code>j<u>a</u> target</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned ">")
<code>j<u>b</u> target</code>	CF	Below (unsigned "<")

# Using Condition Codes: Setting

False = 0b 0000 0000 = 0x00  
 True = 0b 0000 0001 = 0x01

## ❖ set\* Instructions


- Set low-order byte of `dst` to 0 or 1 based on condition codes
- Does not alter remaining 7 bytes

Instruction	Condition	Description
<code>sete dst</code>	ZF	Equal / Zero
<code>setne dst</code>	$\sim$ ZF	Not Equal / Not Zero
<code>sets dst</code>	SF	Negative
<code>setns dst</code>	$\sim$ SF	Nonnegative
<code>setg dst</code>	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (Signed)
<code>setge dst</code>	$\sim (SF \wedge OF)$	Greater or Equal (Signed)
<code>setl dst</code>	$(SF \wedge OF)$	Less (Signed)
<code>setle dst</code>	$(SF \wedge OF) \   \ ZF$	Less or Equal (Signed)
<code>seta dst</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned ">")
<code>setb dst</code>	CF	Below (unsigned "<")

Same suffixes as j\* instructions

# Reminder: x86-64 Integer Registers

## ❖ Accessing the low-order byte:





# Reading Condition Codes

## ❖ *e, ne, g, l, ...* set\* Instructions

- Set a low-order byte to 0 or 1 based on condition codes
- Operand is byte register (e.g. al, dl) or a byte in memory
- Do not alter remaining bytes in register
  - Typically use `movzbl` (zero-extended `mov`) to finish job

```
int gt(long x, long y)
{
    return x > y;
}
```

```
cmpq    %rsi, %rdi    #
setg    %al           #
movzbl  %al, %eax     #
ret
```

Register	Use(s)
%rdi	1 <sup>st</sup> argument (x)
%rsi	2 <sup>nd</sup> argument (y)
%rax	return value

# Reading Condition Codes

Register	Use(s)
%rdi	1 <sup>st</sup> argument (x)
%rsi	2 <sup>nd</sup> argument (y)
%rax	return value

## ❖ set\* Instructions

- Set a low-order byte to 0 or 1 based on condition codes
- Operand is byte register (e.g. al, dl) or a byte in memory
- Do not alter remaining bytes in register
  - Typically use movzbl (zero-extended mov) to finish job

```
int gt(long x, long y)
{
    return x > y;
}
```

*cmpq %rsi, %rdi → r = rdi - rsi = x - y*  
*setg %al → set %al to 1 if x - y > 0*  
*x > y*

*Fill remaining bytes in %rax w/ zeros*

```
cmpq    %rsi, %rdi    # Compare x:y
setg    %al           # Set when >
movzbl %al, %eax   # Zero rest of %rax
ret
```

# Aside: movz and movs

2 width specifiers (b, w, l, q)

src width →  
dest width →  
movz \_\_ src, regDest

# Move with zero extension

movs \_\_ src, regDest

# Move with sign extension

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (movz) or **sign bit** (movs)


movzSD / movsSD:

S – size of source (b = 1 byte, w = 2)

D – size of dest (w = 2 bytes, l = 4, q = 8)

Example:

fill w/0s  
1 byte  
8 bytes  
movz**q** %al, %rbx



Fill w/zeros

# Aside: movz and movs

movz \_\_ src, regDest # Move with zero extension

movs \_\_ src, regDest # Move with sign extension

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (movz) or **sign bit** (movs)

movzSD / movsSD:

S – size of source (**b** = 1 byte, **w** = 2)


D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

Example:

movsbl (%rax), %ebx

Copy 1 byte from memory into 8-byte register & sign extend it

**Note:** In x86-64, any instruction that generates a 32-bit (long word) value for a register also sets the high-order portion of the register to 0. Good example on p. 184 in the textbook.



# Summary

- ❖ **Memory Addressing Modes:** The addresses used for accessing memory in `MOV` (and other) instructions can be computed in several different ways
  - *Base register, index register, scale factor, and displacement* map well to pointer arithmetic operations
- ❖ Control flow in x86 determined by status of Condition Codes
  - Showed **C**arry, **Z**ero, **S**ign, and **O**verflow, though others exist
  - Set flags with arithmetic instructions (implicit) or Compare and Test (explicit)
  - Set instructions read out flag values
  - Jump instructions use flag values to determine next instruction to execute