x86-64 Programming I

CSE 351 Summer 2020

Instructor:

Porter Jones

Teaching Assistants:

Amy Xu

Callum Walker

Sam Wolfson

Tim Mandzyuk



http://www.smbc-comics.com/?id=2999

Administrivia

- Accommodations/Extenuating Circumstances
 - These are unfortunate and difficult times for many people for a number of reasons
 - Please contact us if you have unforeseen difficulties that may affect your ability to turn in assignments/stay on track
 - The earlier you contact us the better! (i.e. before an assignment is due, right when a deadline is missed, etc.)
 - See course syllabus for more information
 - It should go without saying there are more important things than CSE 351, we want to work with you to find the balance that works best for you given these difficult times

Administrivia

- Questions doc: <u>https://tinyurl.com/CSE351-7-8</u>
- hw6 & hw7 due Friday (7/10) 10:30am
- hw8 due Monday (7/13) 10:30am
- Lab 1b due Friday at 11:59pm (7/10)
 - Submit aisle_manager.c, store_client.c, and lab1Breflect.txt

Administrivia

- Unit Summary 1 Due Wednesday 7/15
 - Submitted via Gradescope
- Unit Summaries are meant to encourage review/reflection of material in place of exams
 - See course website for specification and instructions, including small examples
- Grading very lenient and forgiving, mostly based on effort! If you put in a solid effort you will likely get full credit

Floating point topics

- Fractional binary numbers
- IEEE floating-point standard
- Floating-point operations and rounding
- * Floating-point in C

- There are many more details that we won't cover
 - It's a 58-page standard...

Floating Point in C



- Two common levels of precision:
 - 1.0f single precision (32-bit) float double precision (64-bit) double 1.0
- * #include <math.h> to get INFINITY and NAN constants <float.h> for additional constants
- Equality (==) comparisons between floating point numbers are tricky, and often return unexpected you de cide for your program results, so just avoid them!

Floating Point Conversions in C



- Casting between int, float, and double changes the bit representation frees to preserve value
 - int \rightarrow float
 - May be rounded (not enough bits in mantissa: 23)
 - Overflow impossible
 - int or float \rightarrow double
 - Exact conversion (all 32-bit ints representable)
 - long \rightarrow double
 - Depends on word size (32-bit is exact, 64-bit may be rounded)
 - double or float \rightarrow int
 - Truncates fractional part (rounded toward zero)
 - "Not defined" when out of range or NaN: generally sets to Tmin (even if the value is a very big positive)

Floating Point and the Programmer



Floating Point Summary

- Floats also suffer from the fixed number of bits available to represent them
 - Can get overflow/underflow
 - "Gaps" produced in representable numbers means we can lose precision, unlike ints
 - Some "simple fractions" have no exact representation (*e.g.* 0.2)
 - "Every operation gets a slightly wrong result"
- Floating point arithmetic not associative or distributive
 - Mathematically equivalent ways of writing an expression may compute different results
- Never test floating point values for equality!
- Careful when converting between ints and floats!

Number Representation Really Matters

- **1991:** Patriot missile targeting error
 - clock skew due to conversion from integer to floating point
- * 1996: Ariane 5 rocket exploded (\$1 billion)
 - overflow converting 64-bit floating point to 16-bit integer
- 2000: Y2K problem
 - Iimited (decimal) representation: overflow, wrap-around
- 2038: Unix epoch rollover
 - Unix epoch = seconds since 12am, January 1, 1970
 - signed 32-bit integer representation rolls over to TMin in 2038

Other related bugs:

- 1982: Vancouver Stock Exchange 10% error in less than 2 years
- 1994: Intel Pentium FDIV (floating point division) HW bug (\$475 million)
- 1997: USS Yorktown "smart" warship stranded: divide by zero
- 1998: Mars Climate Orbiter crashed: unit mismatch (\$193 million)

Summary

Floating point approximates real numbers:



- Handles large numbers, small numbers, special numbers
- Exponent in biased notation (bias = 2^{w-1}-1)
 - Size of exponent field determines our representable range
 - Outside of representable exponents is overflow and underflow
- Mantissa approximates fractional portion of binary point
 - Size of mantissa field determines our representable *precision*
 - Implicit leading 1 (normalized) except in special cases
 - Exceeding length causes *rounding*

Summary

E	M	Meaning
0x00	0	± 0
0x00	non-zero	± denorm num
0x01 – 0xFE	anything	± norm num
OxFF	0	±∞
OxFF	non-zero	NaN

Floating point encoding has many limitations

- Overflow, underflow, rounding
- Rounding is a HUGE issue due to limited mantissa bits and gaps that are scaled by the value of the exponent
- Floating point arithmetic is NOT associative or distributive
- Converting between integral and floating point data types *does* change the bits

Roadmap



Architecture Sits at the Hardware Interface



Definitions

- Architecture (ISA): The parts of a processor design that one needs to understand to write assembly code
 - "What is directly visible to software"
- Microarchitecture: Implementation of the architecture
 - CSE/EE 469

Instruction Set Architectures

- The ISA defines:
 - The system's state (e.g. registers, memory, program counter)
 - The instructions the CPU can execute
 - The effect that each of these instructions will have on the system state



Instruction Set Philosophies

- Complex Instruction Set Computing (CISC): Add more and more elaborate and specialized instructions as needed
 - Lots of tools for programmers to use, but hardware must be able to handle all instructions
 - x86-64 is CISC, but only a small subset of instructions encountered with Linux programs
- *Reduced Instruction Set Computing* (RISC): Keep instruction set small and regular
 - Easier to build fast hardware
 - Let software do the complicated operations by composing simpler ones

General ISA Design Decisions

Instructions

- What instructions are available? What do they do?
- How are they encoded?
- Registers
 - How many registers are there?
 - How wide are they?
- Memory
 - How do you specify a memory location?

Mainstream ISAs

(intel)		
	x86	
Designer	Intel, AMD	
Bits	16-bit, 32-bit and 64-bit	
Introduced	1978 (16-bit), 1985 (32-bit), 2003 (64-bit)	
Design	CISC	
Туре	Register-memory	
Encoding	Variable (1 to 15 bytes)	
Endianness	Little	

Macbooks & PCs (Core i3, i5, i7, M) x86-64 Instruction Set

ARM

ARM architectures

Designer	ARM Holdings
Bits	32-bit, 64-bit
Introduced	1985; 31 years ago
Design	RISC
Туре	Register-Register
Encoding	AArch64/A64 and AArch32/A32 use 32-bit instructions, T32 (Thumb-2) uses mixed 16- and 32-bit instructions. ARMv7 user- space compatibility ^[1]

Endianness Bi (little as default)

Smartphone-like devices (iPhone, iPad, Raspberry Pi) **ARM Instruction Set**





MIPS

Designer	MIPS Technologies, Inc.
Bits	64-bit (32→64)
Introduced	1981; 35 years ago
Design	RISC
Туре	Register-Register
Encoding	Fixed
Endianness	Bi

Digital home & networking equipment (Blu-ray, PlayStation 2) **MIPS Instruction Set**

Writing Assembly Code? In 2020???

- Chances are, you'll never write a program in assembly, but understanding assembly is the key to the machine-level execution model:
 - Behavior of programs in the presence of bugs
 - When high-level language model breaks down
 - Tuning program performance
 - Understand optimizations done/not done by the compiler
 - Understanding sources of program inefficiency
 - Implementing systems software
 - What are the "states" of processes that the OS must manage
 - Using special units (timers, I/O co-processors, etc.) inside processor!
 - Fighting malicious software
 - Distributed software is in binary form

Assembly Programmer's View



- Address of next instruction
- Named registers
 - Together in "register file"
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching

- Memory
 - Byte-addressable array
 - Code and user data
 - Includes the Stack (for supporting procedures)

x86-64 Assembly "Data Types"

- Integral data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses
- Floating point data of 4, 8, 10 or 2x8 or 4x4 or 8x2
 - Different registers for those (e.g. %xmm1, %ymm2)
 - Come from extensions to x86 (SSE, AVX, ...)
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory
- Two common syntaxes
 - "AT&T": used by our course, slides, textbook, gnu tools, ...
 - "Intel": used by Intel documentation, Intel tools, ...
 - Must know which you're reading



What is a Register?

- A location in the CPU that stores a small amount of data, which can be accessed very quickly (once every clock cycle)
- Registers have names, not addresses
 - In assembly, they start with % (e.g. %rsi)
- Registers are at the heart of assembly programming
 - They are a precious commodity in all architectures, but especially x86 only 16 megral registers.....

x86-64 Integer Registers – 64 bits wide



Some History: IA32 Registers – 32 bits wide



- Memory VS.
- Addresses Names VS.
 - 0x7FFFD024C3DC
- ✤ Big Small VS. $(16 \times 8 B) = 128 B$ ~ 8 GiB
- Slow VS.
 - ~50-100 ns
- Dynamic VS.
 - Can "grow" as needed while program runs

Registers

- grdi
- Fast

sub-nanosecond timescale

Static

fixed number in hardware

Three Basic Kinds of Instructions

1) Transfer data between memory and register

- Load data from memory into register
 - %reg = Mem[address]
- Store register data into memory
 - Mem[address] = %reg

2) Perform arithmetic operation on register or memory data

c = a + b; z = x << y; i = h & g;</pre>

3) Control flow: what instruction to execute next

- Unconditional jumps to/from procedures
- Conditional branches



Remember: Memory is indexed just like an array of bytes!

Operand types

instruction opl, opz

- *Immediate:* Constant integer data *
 - Examples: \$0x400, \$-533
 - Like C literal, but prefixed with `\$'
 - Encoded with 1, 2, 4, or 8 bytes depending on the instruction
- *Register:* 1 of 16 integer registers
 - Examples: %rax, %r13
 - But %**rsp** reserved for special use
 - Others have special uses for particular instructions
- Memory: Consecutive bytes of memory at a computed address
 - -11Ke dereference Simplest example: (%rax)
 - Various other "address modes

%rax	
%rcx	
%rdx	
%rbx	
% rsi	
%rdi	
%rsp	
%rbp	

|--|

x86-64 Introduction

- ✤ Data transfer instruction (mov)
- Arithmetic operations
- Memory addressing modes
 - swap example
- * Address computation instruction (lea)



- Missing letter (_) specifies size of operands
- Note that due to backwards-compatible support for 8086 programs (16-bit machines!), "word" means 16 bits = 2 bytes in x86 instruction names
- Lots of these in typical code

- * mov<u>b</u> src, dst
 - Move 1-byte "byte"
- * mov<u>w</u> src, dst
 - Move 2-byte "word"

- ✤ movl src, dst
 - Move 4-byte "long word"
- * movg src, dst
 - Move 8-byte "quad word"

Operand Combinations



Cannot do memory-memory transfer with a single instruction
 How would you do it? reg reg 7 mem Move % reg 11

wans

+0 O

Some Arithmetic Operations

- Binary (two-operand) Instructions:
 - Maximum of one memory operand
 - Beware argument order!
 - No distinction between signed and unsigned
 - Only arithmetic vs. logical shifts
 - How do you
 implement ^{operation}
 "r3 = r1 + r2"

F	ormat		Computation	
addq	src,	dst	dst = dst + src	(dst <u>+=</u> src)
subq	src,	dst	dst = dst – src	
imulq	src,	dst	dst = dst * src	signed mult
sarq	src,	dst	dst = dst >> src	A rithmetic
shrq	src,	dst	dst = dst >> src	Logical
shlq	src,	dst	dst = dst << src	(same as salq)
xorq	src,	dst	dst = dst ^ src	
andq	src,	dst	dst = dst & src	
orq	src,	dst	dst = dst src	
on f L	operan	d size s	specifier(b,w,l,	q)
? See 1	rest	51:5	e	

Polling Question [Asm I – a]

- Assume: r3 is in %rcx, r1 is in %rax, and r2 is in %rbx which of the following would implement: r3 = r1 + r2
 - Vote at <u>http://pollev.com/pbjones</u>



Some Arithmetic Operations

Unary (one-operand) Instructions:

Format	Computation	
incq dst	dst = dst + 1	increment
decq dst	dst = dst – 1	decrement
negq dst	dst = –dst	negate
notq dst	dst = ~dst	bitwise complement

 See CSPP Section 3.5.5 for more instructions: mulq, cqto, idivq, divq



Example of Basic Addressing Modes

```
void swap(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```





swap:	510	Sest	
movq	(%rdi)	, [%] rax	
movq	(%rsi)	, %rdx	
movq	%rdx,	(%rdi)	
movq	%rax,	(%rsi)	
ret			

Register	<u> </u>	<u>Variable</u>	
%rdi	\Leftrightarrow	xp	
%rsi	\Leftrightarrow	ур	
%rax	\Leftrightarrow	t0 🔶	Hemo
%rdx	\Leftrightarrow	t1	Storage





swap:	Sic 255	
movq	(%rdi), %rax	x # t0 = *xp
movq	(%rsi), %rdx	x # t1 = *yp
movq	%rdx, (%rdi)	# *xp = t1
movq	<pre>%rax, (%rsi)</pre>	# *yp = t0
ret		



movq (%rc	li) grav	11			
	(I), OIAA	#	t0	=	*xp
movq (%rs	i), %rdx	#	t1	=	*yp
movq %rdx	, (%rdi)	#	*xp	=	t1
movq %rax	(%rsi)	#	*yp	=	t0
ret					
	11/60	on le			



swap:		
movq	(%rdi), %rax	# t0 = *xp
movq	(%rsi), %rdx	# t1 = *yp
movq	%rdx, (%rdi)	# *xp = t1
movq	%rax, (%rsi)	# *yp = t0
ret		



enap.						
movq	(%rdi), %rax	#	t0	=	*xp	
movq	(%rsi), %rdx	#	t1	=	*yp	
movq	%rdx, (%rdi)	#	*xp	=	t1	
movq	<pre>%rax, (%rsi)</pre>	#	*yp	=	t0	
ret						

Memory Addressing Modes: Basic

Mem[Reg[R]] Indirect: (R) Data in register R specifies the memory address gored in register Like pointer dereference in C Example: movq (%rcx), %rax Displacement: D(R) Mem[Reg[R]+D] Data in register R specifies the start of some memory region Constant displacement D specifies the offset from that address movq 8 (%rbp), %rdx Example:

Complete Memory Addressing Modes a.(f;] = *(a(+;)) = *(a(+;) * size of(+))

- * General:
 - D(Rb,Ri,S) Mem[Reg[Rb]+Reg[Ri]*S+D]
 - Rb: Base register (any register)
 - Ri: Index register (any register except %rsp)
 - S: Scale factor (1, 2, 4, 8) why these numbers?
 - D: Constant displacement value (a.k.a. immediate)
- Special cases (see CSPP Figure 3.3 on p.181)
 - D(Rb,Ri)
 - Mem[Reg[Rb]+Reg[Ri]+D] (S=1)
 - (Rb,Ri,S) Mem[Reg[Rb]+Reg[Ri]*S] (D=0)
 - (Rb,Ri)
 - (,Ri,S)

Mem[Reg[Rb]+Reg[Ri]] (S=1, D=0)
Mem[Reg[Ri]*S] (Rb=0, D=0)

45

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

D(Rb,Ri,S) → Mem[Reg[Rb]+Reg[Ri]*S+D]

Expression	Address Computation	Address			
0x8(%rdx)	$\partial_x f D O + \partial_x 8$	0xf008			
(%rdx,%rcx)	8xf000 + 0x0100	0xf100			
(%rdx,%rcx,4)	0x5000+0x0400	0x8400			
0x80(,%rdx,2)	0xf000*2+0x90	0x e 080			
54:64+:00 0x 8000 22 = 0x 10000 00 0000 0000 0000 0000 0000 0000					

Summary

- x86-64 is a complex instruction set computing (CISC) architecture
 - There are 3 types of operands in x86-64
 - Immediate, Register, Memory
 - There are 3 types of instructions in x86-64
 - Data transfer, Arithmetic, Control Flow
- Memory Addressing Modes: The addresses used for accessing memory in mov (and other) instructions can be computed in several different ways
 - Base register, index register, scale factor, and displacement map well to pointer arithmetic operations

On your index card:

In general, pace of class is: 1 too fast

2 kind of fast3 just right4 kind of slow5 too **slow**

- Please Keep doing this:
- Please Quit doing this:
- Please Start doing this: