Memory, Data, & Addressing I


CSE 351 Spring 2020

Instructor:

Porter Jones

Teaching Assistants:

Amy Xu Callum Walker Sam Wolfson Tim Mandzyuk



http://xkcd.com/953/

Administrivia

- Questions doc for today: <u>https://tinyurl.com/CSE351-6-24</u>
 - Please use this!
- Should be enrolled in Gradescope, Piazza
 - Email me if you did not receive email from either
- Make sure to register for Poll Everywhere
 - Not for credit this week, instructions on website


Administrivia

- Predetermined breakout groups for lecture
 - If you'd like to have a consistent group during lecture
 - Piazza announcement yesterday, sign up for a Canvas group
 - See Piazza announcement related to finding breakout groups and study groups for the quarter
- CSE 391 Registration
 - Not required for 351, but teaches some skills that are useful in a variety of contexts.
 - Currently full, ask advisors to see if you can get an add code.

Administrivia

- Assignments Overview
- Pre-Course Survey (on Canvas), hw0 (Gradescope) due Tonight (6/24) – 11:59pm
- hw1 due Friday 6/26, hw2 due Monday 6/29, both at 10:30am
- ✤ Lab 0 due Friday (6/26) 11:59pm
 - This lab is *exploratory* and looks like a hw; the other labs will look a lot different (involve writing code etc.)
 - Don't worry if everything in Lab 0 doesn't make perfect sense right now! We will cover all of these topics in more detail later in the course.
 - Lab 0 is about getting you used to modifying C code and running it to see what the outcome is – a powerful tool for understanding the concepts in this course!


Roadmap




Memory, Data, and Addressing

- Hardware High Level Overview
- Representing information as bits and bytes
 - Memory is a byte-addressable array
 - Machine "word" size = address size = register size
- Organizing and addressing data in memory
 - Endianness ordering bytes in memory
- Manipulating data in memory using C
- Boolean algebra and bit-level manipulations


Hardware: Physical View




Hardware: Logical View



Hardware: 351 View (version 0)






- The CPU executes instructions
- Memory stores data
 How are data and instructions represented?
 Instructions are just data (and Shored in memory)

Aside: Why Base 2?

- Electronic implementation
 - Easy to store with bi-stable elements
 - Reliably transmitted on noisy and inaccurate wires




- Other bases possible, but not yet viable:
 - DNA data storage (base 4: A, C, G, T) is a hot topic
 - Quantum computing

Binary Encoding Additional Details


- Because storage is finite in reality, everything is stored as "fixed" length
 - Data is moved and manipulated in fixed-length chunks
 - Multiple fixed lengths (*e.g.* 1 byte, 4 bytes, 8 bytes)
 - Leading zeros now must be included up to "fill out" the fixed length
- Example: the "eight-bit" representation of the number 4 is 0b00000100
 Least Significant Bit (LSB)
 Most Significant Bit (MSB)
 Most Signi

Hardware: 351 View (version 0)




- To execute an instruction, the CPU must:
 - 1) Fetch the instruction
 - 2) (if applicable) Fetch data needed by the instruction
 - 3) Perform the specified computation
 - 4) (if applicable) Write the result back to memory

Hardware: 351 View (version 1)



- More CPU details:
 - Instructions are held temporarily in the instruction cache
 - Other data are held temporarily in registers
- Instruction fetching is hardware-controlled
- Data movement is programmer-controlled (assembly)

Hardware: 351 View (version 1)



We will start by learning about Memory

How does a program find its data in memory? 10-20-58

An Address Refers to a Byte of Memory 00 01 | address refers to | byte (8 6 145) (4 44 010.00.01 Off. Off. highest

- Conceptually, memory is a single, large array of bytes, each with a unique *address* (index)
 - Each address is just a number represented in fixed-length binary e.g. a 6-bit address must be specified w/6 lights, ever
- Programs refer to bytes in memory by their *addresses*
 - Domain of possible addresses = *address space*

01,100 (81)

- We can store addresses as data to "remember" where other data is in 786:45 72° things + 256 things 0-255 memory
- But not all values fit in a single byte... (*e.g.* 351)
 - Many operations actually use multi-byte values

Polling Question

- If we choose to use 4-bit addresses, how big is our address space?
 - *i.e.* How much space can we "refer to" using our addresses?

2 = 16 different addresses Each address is I byte of space

- Vote at <u>http://PollEv.com/pbjones</u>
- A. 16 bits
- B. 16 bytes
- C. 4 bits
- D. 4 bytes
- E. We're lost...

Machine "Words"

- Instructions encoded into machine code (0's and 1's)
 - Historically (still true in some assembly languages), all instructions were exactly the size of a word
- We have chosen to tie word size to address size/width
 - word size = address size = register size
 - word size = w bits $\rightarrow 2^w$ addresses
- Current x86 systems use 64-bit (8-byte) words
 - Potential address space: 2⁶⁴ addresses
 2⁶⁴ bytes ≈ 1.8 x 10¹⁹ bytes
 - = 18 billion billion bytes = 18 EB (exabytes)
 - Actual physical address space: 48 bits

Addr

= ??

Word-Oriented View of Memory (view)

- Addresses still specify Words locations of <u>bytes</u> in memory, but we can choose to *view* memory as a series of word-Addr sized chunks of data instead
 - Addresses of successive words differ by word size


Which byte's address should we use for each word?

(actual) Bytes 64-bit 32-bit Words Addr =___ ?? Addr = ?? Addr = ?? Addr = ??

Addr. (hex) **0x00** 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 **0x0A OxOB** 0x0C **0x0D 0x0E** 0x0F


Address of a Word = Address of First Byte in the Word

- Addresses still specify
 locations of <u>bytes</u> in memory,
 but we can choose to view
 memory as a series of <u>word-</u>
 <u>sized chunks</u> of data instead
 - Addresses of successive words differ by word size
 - Which byte's address should we use for each word?
- The address of *any* chunk of memory is given by the address
 of the first byte
 - To specify a chunk of memory, need *both* its **address** and its **size**




Alignment

- The address of a chunk of memory is considered aligned if its address is a multiple of its size
 - View memory as a series of consecutive chunks of this particular size and see if your chunk doesn't cross a boundary




A Picture of Memory (64-bit view)

- ✤ A "64-bit (8-byte) word-aligned" view of memory:
 - In this type of picture, each row is composed of 8 bytes
 - Each cell is a byte
 - An aligned, 64-bit chunk of data will fit on one row



A Picture of Memory (64-bit view)

- ✤ A "64-bit (8-byte) word-aligned" view of memory:
 - In this type of picture, each row is composed of 8 bytes
 - Each cell is a byte
 - An aligned, 64-bit chunk of data will fit on one row




Addresses and Pointers



big-endian

- * An address refers to a location in memory
- A pointer is a data object that holds an address
 - Address can point to any data
- Value 504 stored at address 0x08
 - 504₁₀ = 1F8₁₆
 = 0x 00 ... 00 01 F8
- Pointer stored at
 0x38 points to
 address 0x08




Addresses and Pointers



big-endian


- * An address refers to a location in memory
- A pointer is a data object that holds an address
 - Address can point to any data
- Pointer stored at
 0x48 points to
 address 0x38
 - Pointer to a pointer!
- Is the data stored at 0x08 a pointer?
- Could be, depending on how you use it programmer interprets



our class

Data Representations

Sizes of data types (in bytes)



To use "bool" in C, you must #include <stdbool.h>

Memory Alignment Revisited

 A primitive object of K bytes must have an address that is a multiple of K to be considered *aligned*

K	Туре
1	char
2	short
4	int, float
8	long, double, pointers


- For good memory system performance, Intel (x86) recommends data be aligned
 - However the x86-64 hardware will work correctly otherwise
 - Design choice: x86-64 instructions are *variable* bytes long

Byte Ordering

- How should bytes within a word be ordered in *memory?*
 - Want to keep consecutive bytes in consecutive addresses
 - Example: store the 4-byte (32-bit) int:
- 0x al b2 c3 d4 significant (least significant signe significant signe sign
 - - The two options are big-endian and little-endian
 - In which address does the least significant byte go?
 - Based on *Gulliver's Travels*: tribes cut eggs on different sides (big, little)


Byte Ordering

- Big-endian (SPARC, z/Architecture)
 - Least significant byte has highest address
- * Little-endian (x86, x86-64) Intel
 - Least significant byte has lowest address
- Bi-endian (ARM, PowerPC)
 - Endianness can be specified as big or little
- **Example:** 4-byte data 0xa1b2c3d4 at address 0x100



Byte Ordering

- Big-endian (SPARC, z/Architecture)
 - Least significant byte has highest address
- Little-endian (x86, x86-64)
 - Least significant byte has lowest address
- Bi-endian (ARM, PowerPC)
 - Endianness can be specified as big or little
- Example: 4-byte data 0xa1b2c3d4 at address 0x100



Summary

- Memory is a long, byte-addressed array
 - Word size bounds the size of the *address space* and memory
 - Different data types use different number of bytes
 - Address of chunk of memory given by address of lowest byte in chunk
 - Object of K bytes is aligned if it has an address that is a multiple of K
- Pointers are data objects that hold addresses
- Endianness determines memory storage order for multi-byte data