## CSE 351 Section 7 – More Caches!

Hi there! Welcome back to section, we're happy that you're here 😊

## **Code Analysis**

Consider the following code that accesses a <u>two-dimensional</u> array (of size  $64 \times 64$  ints). Assume we are using a direct-mapped, 1 KiB cache with 16 B block size, and that the cache starts cold. Also assume that the loop variables i and j are stored in registers.

- a) What is the miss rate of the execution of the entire loop?
- b) What code modifications can <u>change</u> the miss rate? Brainstorm before trying to analyze.
- c) What cache parameter changes (size, associativity, block size) can change the miss rate?

## Practice Cache Exam Problem

We have a 64 KiB address space. The cache is a 1 KiB, direct-mapped cache using 256-byte blocks with write-back and write-allocate policies.

a) Calculate the TIO address breakdown:

Tag	Index	Offset

b) During some part of a running program, the cache's management bits are as shown below. Four options for the next two memory accesses are given (R = read, W = write). Circle the option that results in data from the cache being *written to memory*.

Set	Valid	Dirty	Tag
00	0	0	1000 01
01	1	1	0101 01
10	1	0	1110 00
11	0	0	0000 11

(1) R 0x4C00, W 0x5C00

(2) W 0x5500, W 0x7A00

c) The code snippet below loops through a character array. Give the value of LEAP that results in a Hit Rate of 15/16.

d) For the loop shown in part (c), let LEAP = 64. Circle ONE of the following changes that increases the hit rate

Increase Block Size	Increase Cache Size	Add an L2 Cache	Increase LEAP
---------------------	---------------------	-----------------	---------------

e) What are the three kinds of cache misses? When do they occur? Circle the kind of miss that happens in part (c).

## **Benedict Cumbercache:**

Given the following sequence of access results (addresses are given in decimal) on a cold/empty cache of size 16 bytes, what can we *deduce* about its properties? Assume an LRU replacement policy.

(0, Miss), (8, Miss), (0, Hit), (16, Miss), (8, Miss)

- 1) What can we say about the block size?
- Assuming that the block size is 8 bytes, can this cache be... (Hint: draw the cache and simulate it)

   a. Direct-mapped?

b. 2-way set associative?

c. 4-way set associative?