Memory & Caches I

CSE 351 Spring 2020

Instructor:

Ruth Anderson


Teaching Assistants:


Alex Olshanskyy Rehaan Bhimani Callum Walker Chin Yeoh Diya Joy Eric Fan Edan Sneh Jonathan Chen Jeffery Tian Millicent Li Melissa Birchfield Porter Jones Joseph Schafer **Connie Wang** Eddy (Tianyi) Zhou





L16: Caches I





Alt text: I looked at some of the data dumps from vulnerable sites, and it was ... bad. I saw emails, passwords, password hints. SSL keys and session cookies. Important servers brimming with visitor IPs. Attack ships on fire off the shoulder of Orion, c-beams glittering in the dark near the Tannhäuser Gate. I should probably patch OpenSSL.

http://xkcd.com/1353/

Administrivia

- Unit Summary #2 due Friday (5/08)
- Lab 3 due Wednesday (5/13)
- You must log on with your @uw google account to access!!
 - Google doc for 11:30 Lecture: https://tinyurl.com/351-05-04A
 - Google doc for 2:30 Lecture: https://tinyurl.com/351-05-04B

Roadmap

C:

```
car *c = malloc(sizeof(car));
c->miles = 100;
c->gals = 17;
float mpg = get_mpg(c);
free(c);
```

Java:

Memory & data
Integers & floats
x86 assembly
Procedures & stacks
Executables
Arrays & structs

Memory & caches

Processes
Virtual memory
Memory allocation
Java vs. C

Assembly language:

```
get_mpg:
    pushq %rbp
    movq %rsp, %rbp
    ...
    popq %rbp
    ret
```


Machine code:

OS:



Computer system:







Aside: Units and Prefixes

- Here focusing on large numbers (exponents > 0)
- Note that $10^3 \approx 2^{10}$
- ♦ SI prefixes are *ambiguous* if base 10 or 2
- IEC prefixes are unambiguously base 2

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
10 ³	Kilo-	K	2 ¹⁰	Kibi-	Ki
10 ⁶	Mega-	M	2 ²⁰	Mebi-	Mi
10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi
10 ¹²	Tera-	T	2 ⁴⁰	Tebi-	Ti
10 ¹⁵	Peta-	P	2 ⁵⁰	Pebi-	Pi
10 ¹⁸	Exa-	Е	2^{60}	Exbi-	Ei
10 ²¹	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
10 ²⁴	Yotta-	Y	280	Yobi-	Yi

How to Remember?


- Will be given to you on Final reference sheet
- Mnemonics
 - There unfortunately isn't one well-accepted mnemonic
 - But that shouldn't stop you from trying to come with one!
 - Killer Mechanical Giraffe Teaches Pet, Extinct Zebra to Yodel
 - Kirby Missed Ganondorf Terribly, Potentially Exterminating
 Zelda and Yoshi
 - xkcd: Karl Marx Gave The Proletariat Eleven Zeppelins, Yo
 - https://xkcd.com/992/
 - Post your best on Piazza!

How does execution time grow with SIZE?


```
int array[SIZE];
int sum = 0;

for (int i = 0; i < 2000000; i++) {
   for (int j = 0; j < SIZE; j++) {
      sum += array[j]; ← execute SIZE ×200,000 times
}
}</pre>
```





Actual Data




Making memory accesses fast!


- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
- Program optimizations that consider caches

Processor-Memory Gap






Problem: Processor-Memory Bottleneck



cycle: single machine step (fixed-time)

Problem: Processor-Memory Bottleneck




cycle: single machine step (fixed-time)

Cache 5


- Pronunciation: "cash"
 - We abbreviate this as "\$"
- English: A hidden storage space for provisions, weapons, and/or treasures
- Computer: Memory with short access time used for the storage of frequently or recently used instructions (i-cache/I\$) or data (d-cache/D\$)
 - More generally: Used to optimize data transfers between any system elements with different characteristics (network interface cache, I/O cache, etc.)

General Cache Mechanics



General Cache Concepts: Hit






Data in block b is needed

Block b is in cache: Hit!

2 Data is returned to CPU

Memory

Cache





(, ,

General Cache Concepts: Miss

Request: 12 7 14 3

1 Data in block & is needed


Block b is not in cache: Miss!

() (12 Request: 12) (2)

Block b is fetched from memory

Memory

Cache



- **O** Block b is stored in cache
 - Placement policy: determines where b goes
 - Replacement policy: determines which block gets evicted (victim)
- (4) Data is returned to CPU

Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

block

Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently



Recently referenced items are *likely* to be referenced again in the near future

block

Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently




Recently referenced items are *likely* to be referenced again in the near future



 Items with nearby addresses tend to be referenced close together in time





Example: Any Locality?

```
sum = 0;
for (i = 0; i < n; i++)
{
    sum += a[i];
}
return sum;</pre>
```

Data:

Temporal: sum referenced in each iteration

Spatial: consecutive elements of array a[] accessed

Instructions:

Temporal: cycle through loop repeatedly

Spatial: reference instructions in sequence


```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];

   return sum;
}</pre>
```

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j)= 0; j < N; j++)
        sum += a[i][j];
   return sum;
}</pre>
```



Note: 76 is just one possible starting address of array a



```
M = 3, N=4
a[0][0] a[0][1] a[0][2] a[0][3]
```

Access Pattern: 1 stride = ? 2

1) a[0][0] 2) a[0][1] 3) a[0][2]

6) a[1][1]

7) a[1][2] 8) a[1][3]


9) a[2][0]

10) a[2][1]

11) a[2][2]

12) a[2][3]

```
int sum_array_cols(int a[M][N])
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
```





M = 3, N=4

a[0][0] a[0][1] a[0][2] a[0][3]

a[1][0] a[1][1] a[1][2] a[1][3]

a[2][0]||a[2][1]| a[2][2] a[2][3]

Access Pattern:

stride = ?

stride-4 stride-N

1) a[0][0]

a[1][0]

3) a[2][0]

a[0][1]

a[1][1]

a[2][1]

a[0][2]

a[1][2]

a[2][2]


a[0][3]

a[1][3]

12) a[2][3]

What is wrong with this code?

How can it be fixed?



What is wrong with this code?


How can it be fixed?

```
inner loop: i → stride-L

j → stride-1

k → stride-N*L
```

Layout in Memory (M = ?, N = 3, L = 4)



CSE351, Spring 2020

Cache Performance Metrics

- Huge difference between a cache hit and a cache miss
 - Could be 100x speed difference between accessing cache and main memory (measured in clock cycles)
- Miss Rate (MR)
 - Fraction of memory references not found in cache (misses / accesses) = 1 Hit Rate

 ## takes ## 73 € ₽€
- Hit Time (HT)
 - Time to deliver a block in the cache to the processor
 - Includes time to determine whether the block is in the cache
- Miss Penalty (MP)
 - Additional time required because of a miss

Cache Performance

- Two things hurt the performance of a cache:
 - Miss rate and miss penalty
- Average Memory Access Time (AMAT): average time to access memory considering both hits and misses

```
AMAT = Hit time + Miss rate × Miss penalty
```

- 99% hit rate twice as good as 97% hit rate!
 - Assume HT of 1 clock cycle and MP of 100 clock cycles
 - 97%: AMAT = 1+ 0.03 *100 = 4 clock cycles
 - 99%: AMAT = 1 +0.01 *100 = 2 clock cycles

Polling Question [Cache I]

Processor specs: 200 ps clock, MP of 50 clock cycles, MR of 0.02 misses/instruction, and HT of 1 clock cycle

- Which improvement would be best?
 - Vote at http://PollEv.com/rea
 - A. 190 ps clock (overdocking, foster CPU)

 2 clock cyles = (380ps)
 - B. Miss penalty of 40 clock cycles (reduced Mem size)

 1+0.02*40=1.8 clock cycles = 360ps)
 - C. MR of 0.015 misses/instruction (write better code)

 1+0.015+50 = 1.75 clock cycles = 350 ps

Can we have more than one cache?

- Why would we want to do that?
 - Avoid going to memory!

- O optimize L1 for fast HT O optimize L2 for low MR
- Typical performance numbers:
 - Miss Rate
 - L1 MR = 3-10%
 - L2 MR = Quite small (e.g. < 1%), depending on parameters, etc.
 - Hit Time
 - L1 HT = 4 clock cycles
 - L2 HT = 10 clock cycles
 - Miss Penalty
 - P = 50-200 cycles for missing in L2 & going to main memory
 - Trend: increasing!

Summary

Memory Hierarchy

- Successively higher levels contain "most used" data from lower levels
- Exploits temporal and spatial locality
- Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics

Cache Performance

- Ideal case: found in cache (hit)
- Bad case: not found in cache (miss), search in next level
- Average Memory Access Time (AMAT) = HT + MR × MP
 - Hurt by Miss Rate and Miss Penalty